

# Impact of Deep-Level Traps on Carrier Mobility in $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs

O. Maimon, N.A. Moser, P.R. Shrestha, M.-Y. Kim, S. – M. Koo, K.J. Liddy, A.J. Green, K.D. Chabak, S. Pookpanratana, Q. Li

**Abstract—** Gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is a promising semiconductor for high-power and high-frequency electronics due to its ultra-wide bandgap and high breakdown field. However, the carrier mobility in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based metal-oxide-semiconductor field-effect transistors (MOSFETs) remains significantly lower than its theoretical limit, often attributed to the presence of deep-level traps. In this work, an electro-optical measurement technique is used to study ionized impurity scattering by deep-level traps in lateral depletion-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. Using the conductance method and photo-assisted capacitance-voltage (PCV) measurements with sub-bandgap illumination from 730 nm (1.7 eV) to 280 nm (4.4 eV), the density of interface trap states ( $D_{it}$ ) in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs was determined between 0.4 eV – 4.4 eV below the conduction band ( $E_c$ ) of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.  $D_{it}$  peaks near the band edges, similar to conventional material systems. Based on the results, traps located between  $E_c - 4.0$  eV and  $E_c - 3.4$  eV are primarily responsible for carrier scattering, reducing the mobility by 50 % – 75 % in these devices with increasing distance from the interface. The increased mobility degradation further from the interface is attributed to traps located in the bulk.

**Index Terms—** Ga<sub>2</sub>O<sub>3</sub>, interface defect, trapping, lateral transistor

The work of O.M. is supported through the GMU Presidential Scholarship Award. The work of M. K. supported by the Korean Power Electronics Consortium with KETEP grant. M.K. and O.M. acknowledge partial support from the NIST MSE grant 70NANB23H093. This work is also supported by Virginia Microelectronics Consortium (VMEC) chair professorship and the Quantum Science & Engineering Center of George Mason University. (Corresponding authors: Sujitra Pookpanratana; Qiliang Li.)

O. Maimon was with Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA 22030 USA, also with Nanoscale Device and Characterization Division, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA .

N.A. Moser, K.J. Liddy, A.J. Green and K. D. Chabak are with Air Force Research Laboratory, Sensors Directorate, Wright Patterson AFB, Dayton, OH 45433 USA.

P. R. Shrestha and S. Pookpanratana are with Nanoscale Device and Characterization Division, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA. (email: sujitra@nist.gov).

M.-Y. Kim was with Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA 22030 USA, also with Nanoscale Device and Characterization Division, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA, also with Department of Electronic Materials Engineering, Kwangwoon University, Seoul 139-701, Korea and is now with University of Bristol.

S.-M. Koo is with Department of Electronic Materials Engineering, Kwangwoon University, Seoul 139-701, Korea

Q. Li. Is with Department of Electrical and Computer Engineering, George Mason University, Fairfax VA 22030 USA, also with Quantum Science & Engineering Center, George Mason University, Fairfax, VA 22030 USA, also with Nanoscale Device and Characterization Division, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA (email: qli6@gmu.edu).

## I. Introduction

BETA-PHASE gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is quickly emerging as a promising ultra-wide bandgap (UWBG) semiconductor for high power and RF applications. Additionally,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is the only wide bandgap (WBG) semiconductor that can be grown from the melt, giving rise to large, high quality, and low-cost substrates that are projected to be nearly 80 % cheaper than SiC [1], [2], [3]. The performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> high power devices have progressed rapidly in recent years as Schottky barrier diodes [4], [5], [6], [7] and field-effect transistors (FETs) [8], [9], [10], [11]. Even with this progress, there is still significant amount of defects and traps which hinder the device performance. Interface and oxide traps pose problems for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors through premature gate oxide breakdown due to trap-assisted tunneling [12], threshold voltage instabilities [13], [14], [15], and current dispersion in DC or RF operation [16], [17].

Traditional trap characterization methods, developed for narrow bandgap devices, are sensitive to shallow traps (i.e., near the band edges) and these methods include deep level transient spectroscopy (DLTS) [18], [19], [20], [21] positive and negative bias stress instability [13], [14], [15], [22], high- and low-temperature I-V and C-V [23], [24], and pulsed I-V [16], [17]. However, the long emission time of deep traps in WBG semiconductors requires the use of optical excitation and novel techniques such as deep-level optical spectroscopy [20], [25], [26], persistent photo-capacitance [27], photo-assisted C-V (PCV) [28], [29], [30], and photo-assisted I-V (PIV) [31]. These methods provide a means to extract useful information about traps such as its concentration, spatial and energy locations, degradation mechanisms, and time constants. Additionally, it is well known that high densities of traps can significantly reduce mobility by scattering free carriers. In WBG devices, this has primarily been studied for shallow interface traps in SiC inversion FETs [32], [33], [34], [35], but few studies have focused on the scattering effects of deeper traps in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. For  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> at a carrier concentration

of  $10^{19} \text{ cm}^{-3}$  at room temperature, experiment has reported a spread in the Hall mobilities ranged  $25 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1} - 100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  [36]. The spread in the experiment values suggest scattering mechanisms must be considered. The reported discrepancy between  $\mu_{\text{Hall}}$  and field-effect mobility ( $\mu_{\text{FE}}$ ) can also be attributed to the large density of interface or defect states, as has been widely reported in SiC MOSFETs [37], [38]. Thus, it reinforces the need to critically probe and assess the impact of charge traps that limit the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices.

In this work, a room temperature electro-optical measurement technique is used to study the ionized impurity scattering of deep level traps in a lateral depletion-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET. Using PCV and PIV with sub-bandgap photon energies,  $E_{\text{hv}}$ , the effective mobility,  $\mu_{\text{eff}}$ , is measured under different trapping conditions. The PCV and subsequent PIV methods rely on modulating the charge state of deep-level traps to quantify their density and impact on carrier transport. A spatial-dependent scattering model is used to fit mobility impacted by ionized impurities ( $\mu_{\text{ii}}$ ) and provides insight into the traps responsible for mobility degradation.

## II. EXPERIMENTAL METHODS

The device fabrication details are described elsewhere [39] and only briefly mentioned here. A 50 nm  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Si-doped epitaxial layer was grown on a semi-insulating substrate by molecular beam epitaxy with a target doping density ( $N_{\text{D}}$ ) of  $2.4 \times 10^{18} \text{ cm}^{-3}$ , verified by electrochemical C-V. Ohmic contacts were formed using a Ti/Al/Ni/Au metal stack and rapid thermal annealing at 470 °C for 1 minute in N<sub>2</sub>. A 20 nm Al<sub>2</sub>O<sub>3</sub> gate oxide was then deposited by plasma-enhanced atomic layer deposition. Finally, a Ni/Au stack was deposited as the gate metal. The MOSFET dimensions were determined by atomic force microscopy, measuring a width of 100  $\mu\text{m}$ , source-gate and gate-drain spacings of 0.3  $\mu\text{m}$ , and gate length of 1.25  $\mu\text{m}$ . A cross-section schematic of the MOSFET is shown in Fig. 1(a).

DC characterization measurements were performed using an Agilent 4156B semiconductor parameter analyzer, C-V and PCV measurements were performed using a Keysight E4980A LCR meter, and the PIV measurements were made using a Keysight 81150A arbitrary waveform generator and a Tektronix MS064B mixed signal oscilloscope [40]. (P)CV measurements were performed at 200 kHz with ac modulation of 0.05 V and parallel plate model, while frequency-dependent CV measurements were performed between 100 Hz and 2 MHz. Illumination for PCV and PIV measurements were done with sub-bandgap light, to avoid creating electron-hole pairs [41]. LEDs with wavelengths ranging from 730 nm (1.7 eV) to 280 nm (4.4 eV) were used for PCV, while only 455 nm (2.7 eV), 395 nm (3.1 eV), 365 nm (3.4 eV), and 310 nm (4 eV) LEDs were used for PIV because of the minor changes in mobility at the longer wavelengths. The photon flux of the LEDs was kept constant at  $3 \times 10^{14} \text{ cm}^{-2} \text{ s}^{-1}$  for all measurements.

## III. RESULTS AND DISCUSSION

The MOSFET DC transfer and output curves are measured in the dark, and the characteristics of typical of working devices

on the investigated chip are shown in the supplemental information (SI) Fig. S1. Briefly, the transistor exhibits a threshold voltage of -4 V, an on/off ratio of  $10^{10}$ , a low gate leakage of  $7 \times 10^{-9} \text{ mA mm}^{-1}$ , and good saturation behavior [39] and these results provide a basis for comparison to the PCV and




Fig. 1. The lateral MOSFET device (a) schematic cross-section, (b) gate capacitance C-V hysteresis of the FET at 200 kHz with a  $C_p$ - $G_p$  model, (c) free carrier concentration ( $n$ ) versus depth ( $t_d$ ) calculated from the C-V curve in (b), and (d) frequency-dependent parallel conduction  $G_p/\omega$  versus  $\omega$  from frequency sweeps with the inset showing the calculated  $D_{\text{it}}$  from the conductance method. In (b), the high density of interface traps stretches out the C-V curve and prevents reaching flatband and accumulation before gate-voltage breakdown occurs. In (c), the dotted horizontal line and dashed vertical line indicate the target  $N_{\text{D}}$  and epitaxy thickness.

PIV results. The FET gate capacitance was measured from a gate voltage ( $V_G$ ) of -8 V to 8 V and displays a slight hysteresis, shown in Fig. 1(b). The oxide capacitance ( $C_{ox}$ ), denoted by the dashed flat line at 310 fF, was determined using metal-insulator-metal (MIM) capacitors on the same chip. The flatband voltage ( $V_{FB}$ ) was estimated by linear extrapolation of the  $(C_{ox}/C)^2 - 1$  line to the  $V_G$  axis. The  $V_G$  is not swept beyond 8 V in order to avoid gate-oxide breakdown ( $> 10$  V) which is attributed to the high density of interface traps; therefore, the device does not reach true accumulation since  $V_G$  does not go to the flatband voltage. This effect is referred to as C-V stretch-out [42]. We systematically determined the  $V_{FB}$  using the following criteria: 1) the slope  $(C_{ox}/C)^2 - 1$  versus  $V_{gate}$  from post-depletion (with light) had to be nearly the same as pre-depletion (i.e., dark), and 2) the range is extrapolated within range -5 V to 5 V to limit the LCR meter artefact. More details are in Supplemental Section F. We also determined that waiting 30 min between post-depletion and pre-depletion measurement sequence is sufficient to reset the device and ensures that it returns to the same initial state (i. e., traps filled) for all subsequent measurements. In Fig. 1(c), the depletion depth ( $t_d$ ) and carrier density ( $n$ ) were found using (1) and (2), respectively [43]:

$$\varepsilon_s \varepsilon_0 A \left( \frac{1}{C} - \frac{1}{C_{ox}} \right) \quad (1)$$

$$\frac{2}{q \varepsilon_s \varepsilon_0 A^2 d (1/C^2) / dV_G} \quad (2)$$

The constants  $\varepsilon_s$ ,  $\varepsilon_0$ , and  $A$  are the semiconductor dielectric constant, permittivity of free space, and gate area, respectively. The  $n$  versus  $t_d$  profile in Fig. 1(c) confirms that the carrier density and channel thickness are close to their target values of  $N_D (2.4 \times 10^{18} \text{ cm}^{-3})$  and 50 nm, respectively. Also inferred from Fig. 1(c), the band bending between the channel and substrate interface results in a depletion of carriers about 5 nm into the channel and a carrier density tail from 50 nm to approximately 70 nm into the substrate side. The equivalent parallel conductance ( $G_p \omega^{-1}$ ) versus  $\omega$  at various  $V_G$ , is shown in Fig. 1(d). The peak parallel conductance shows a maximum and the frequency where the maximum  $G_p \omega^{-1}$  occurs varies with  $V_G$ , and together this suggests the presence of interface traps [44]. The interface trap state density ( $D_{it}$ ) as a function of energy below the conduction band ( $E_C - E$ , or trap energy) is calculated using the conductance method and frequency-capacitance measurements from 100 Hz to 2 MHz. The energy below the conduction band is determined using (3):

$$E_C - E = kT \ln \left( \frac{\sigma v_{th} N_c}{\pi f} \right) \quad (3)$$

where  $\sigma$  is capture cross-section of the trap and assumed as  $1 \times 10^{-15} \text{ cm}^2$  [45],  $v_{th}$  is the thermal velocity of carriers and estimated as  $2.2 \times 10^7 \text{ cm s}^{-1}$ , and  $N_c$  is the effective conduction band density of state and estimated as  $3.7 \times 10^{18} \text{ cm}^{-3}$ . The inset shows the calculated  $D_{it}$  and trap energy from the peaks in  $G_p \omega^{-1}$  versus  $\omega$ . Using this method, only shallow traps down to  $E_C - 0.4 \text{ eV}$  can be probed due to the high emission time constants of deeper traps at room temperature [46].

In order to investigate the distribution of traps deeper below  $E_C$ , photo-assisted C-V (PCV) measurements are used. Sub-gap illumination with photon energies of 1.7 eV to 4.4 eV is used, where the PCV timing diagram is shown in Fig. 2(a) and summarized here. First, the capacitance is measured while the gate voltage ( $V_G$ ) is swept where the device goes from near




Fig. 2. The PCV measurement at 200k Hz and derived results: (a) timing diagram of the PCV measurement, (b)  $\Delta V_{FB}$  versus holding time at different photon energies, (c) post-depletion C-V curves showing changes in capacitance with increasing photon energy, (d)  $D_{it}$  from the conductance method (CM, red dots), and PCV data (shaded grey). In (b), measurements are compared at 60 minutes because the PCV curve with 4.4 eV illumination nearly flattens then. The bar width in (d) represent the average value of  $D_{it}$  for the range  $(hv_1 - hv_2)$  due to the limited, discrete nature of LED wavelengths used.

accumulation (A) to deep depletion (D) in the dark immediately before illumination (referred to as “pre-depletion”). This is immediately followed by holding the device in depletion either in dark or while shining light for times between 1 min – 60 min ( $t_{hold,n}$ ). During illumination, electrons trapped between  $E_C$  and  $(E_C - E_{hv})$  are excited into the conduction band and then swept away due to the depletion electric field. After  $t_{hold,1}$  has passed, the illumination is turned off and the capacitance is measured by sweeping  $V_G$  from D to A (referred to as “post-depletion”). The dark measurements (referred to as pre-dark and post-dark) provide a reference for those with illumination. To reset the device (i.e., traps are re-occupied), a 30 min wait is added between sweeps. The measurement is then repeated with a longer holding time,  $t_{hold,2}$ .

The resulting flatband voltage shift ( $\Delta V_{FB}$ ) between the pre-depletion and post-depletion capacitance has been proposed as an approximate measure of the average  $D_{it}$  between  $E_C$  and  $E_C - E_{hv}$ . This electro-optical method is sensitive to all deep levels within the measurement window, including true interface states, oxide border traps close to the interface, and near-interface bulk traps in the semiconductor as the absorption of sub- $E_{gap}$  light is significant [47], therefore  $D_{it}$  is used broadly for these traps. However, the specific timing sequence employed between pre- and post-illumination C-V sweeps inherently mitigates the influence of certain non-modulating charges, such as fixed oxide charge or border traps with very long emission time constants. For a given photon wavelength, the holding time required to remove all charge from interface traps is determined when  $\Delta V_{FB}$  saturates. As seen in Fig. 2(b), the 4.4 eV illumination is the limiting factor where  $\Delta V_{FB}$  nearly becomes constant near 60 mins. The  $|\Delta V_{FB}|$  continues to slightly grow with holding times longer than 60 mins, indicating that the




Fig. 3. Band diagrams of the FET in the PCV hold-state in (a) dark, and (b) 3.4 eV, (c) 4.0 eV, and (d) 4.4 eV illumination. The occupied  $D_{it}$  is shown by the blue shaded area. In dark, deep traps above the Fermi level, denoted by the dashed line, remain filled due to their high emission time constants. Illumination, however, excites trapped electrons into the conduction band, emptying traps from  $E_C$  to  $E_C - E_{hv}$  and shrinking the depletion region as the net charge at the interface becomes less negative.

calculated  $D_{it}$  is only a lower bound. The post-depletion C-V curves at 60 mins for dark and illumination at 2.7 eV, 3.1 eV, 3.4 eV, 4 eV, and 4.4 eV are shown in Fig. 2(c). The leftward shift of the C-V with increasing photon energy is a direct result of the increasing number of empty traps. The  $D_{it}$  is then calculated using (4):

$$D_{it}(E_C - (E_{hv1} - E_{hv2})) = \frac{C_{ox}(\Delta V_{FB,hv1} - \Delta V_{FB,hv2})}{A q(hv_1 - hv_2)} \quad (4)$$

where  $hv_1$  and  $hv_2$  refers to the larger and smaller energy light, respectively. The resulting  $D_{it}$  determined from the conductance method (see Fig. 1(d)) and PCV are shown in Fig. 2(d), where it rises near the conduction and valence bands, resembling the  $D_{it}$  of many common semiconductor/oxide interfaces [32], [48], [49]. The post-depletion C-V at 4.4 eV illumination is significantly different than lower energy illumination where we observed an increase in carrier concentration. This coincides with defect E8 in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [20], [26], [50] which is about 4.4 eV below  $E_C$ . It is possible that 4.4 eV light is releasing trapped negative charge, however the origin of E8 is still under investigation. Based on PCV, the free carrier concentration versus depletion depth does not significantly change with illumination at 2.7 eV, 3.1 eV, 3.4 eV, and 4.0 eV.

The band diagrams in Fig. 3 illustrate the changes in trap occupation, depletion depth, capacitance, and oxide electric field derived from the PCV results. The band diagram was sketched using commonly accepted  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> values of band gap (4.8 eV),  $E_C - E_F$  (36 meV), electron affinity (4 eV), electron affinity of Al<sub>2</sub>O<sub>3</sub> (2 eV), and work function of Ti (3.9 eV). Enough bias is applied so that the depletion extends to the substrate (i.e., beyond 50 nm), Fig. 3(a). As mentioned earlier, traps above the Fermi level remain occupied because of their long emission time constants. Illuminating the sample with photons of energy  $E_{hv}$  empties traps from  $E_C$  to  $E_C - E_{hv}$ , Fig. 3(b-d). From Fig. 3(a) to Fig. 3(d), as the traps become unoccupied with exposure to larger photon energies, the depletion region decreases and the electric field across the oxide increases due to charge balance. The net interface charge becomes less negative as electrons are removed. The charge balance between the interface and depletion charge reduces the depletion region, resulting in an increased capacitance, as observed in the PCV result in Fig. 2(c), and a larger oxide

electric field as less voltage is dropped across the depletion region.

To probe the effect of traps on carrier mobility, PIV is utilized to extract conductance ( $g_{d0}$ ), effective mobility ( $\mu_{eff}$ ), and mobile charge density ( $Q_n$ ). The effective mobility,  $\mu_{eff}$ , is calculated in (5) from the drain conductance,  $g_{d0}$ , and mobile charge density,  $Q_n$ , using

$$\mu_{eff} = \frac{Lg_{d0}}{WQ_n} \Big|_{V_{GS}} \quad (5)$$

The PCV measurements are used to calculate  $Q_n$  by integrating the  $n$  with respect to  $t_d$  in Fig. 1(c). A PIV measurement is used to determine  $g_{d0}$  from the slope of the  $I_D - V_D$  curve, and the source and drain (including contact) resistance were de-embedded to account for the light access regions in the measurements [43]. More details on calculating  $Q_n$  and  $g_{d0}$  are in the supplementary information. The PIV timing diagram, Fig. 4(a), is similar to that of the PCV. To maintain the device in the linear region, the drain-source voltage ( $V_{DS}$ ) is swept from 0.1 V to 0 V (i.e., reverse sweep)




Fig. 4. The PIV (a) timing and measurement diagram and derived pre-depletion and post-depletion results of (b) conductance  $g_{d0}$ , (c) mobile charge density  $Q_n$ , and (d) effective mobility  $\mu_{eff}$ . Only 4.0 eV illumination significantly impact derived  $\mu_{eff}$ .

at a constant  $V_{GS}$  and this constitutes as the reference, pre-depletion  $g_{d0}$  regime. The device is then biased in depletion, with  $V_{DS}$  at 0 V for 1 hour, in either dark or illumination conditions. Afterwards,  $V_{GS}$  returns to the pre-depletion value, the forward sweep of the  $V_{DS}$  is performed (after a short period to stabilize the device) to determine the post-depletion  $g_{d0}$ . After a 30 min wait to reset the device, the measurement is repeated at the next  $V_{GS}$  value, where it is varying from -2 V to 8 V in 2 V increments.

Fig. 4(b) – (d) shows  $g_{d0}$ ,  $Q_n$ , and  $\mu_{eff}$ , respectively, under dark and 2.7 eV to 4.0 eV illumination conditions. The device stress caused by holding in depletion for 1 hour results in a lower  $g_{d0}$  and  $\mu_{eff}$  when comparing the dark pre-depletion and post-depletion results. When comparing the post-depletion curves, 4 eV illumination measurements resulted in significant variation of  $g_{d0}$ , thus impacting  $\mu_{eff}$ . Along with higher mobilities, there is also a leftward shift, similar to the C-V curves in Fig. 2(c), due to the emptied traps at 4 eV illumination. Series resistance varied by less than 5 % under 2.7 eV to 4.0 eV illumination compared to dark via TLM measurements (see supplemental section C) and is therefore assumed to be constant for de-embedding purposes.

The improved effective mobility determined by PIV at 4.0 eV suggest that there could be scattering sites within this energy window which may have considerable impact on device performance. Common charge scattering mechanisms that can impact mobility are acoustic-phonon, neutral impurities, surface roughness, and Coulomb scattering (see the supplementary information for more details). Phonon and acoustic deformation potential scattering are assumed constant since all measurements are taken at room temperature. Neutral impurities scatter carriers that are directly in its path [51] and only impact the mobility if they are located in the channel region. The density of neutral impurities in the channel is assumed constant since we do not anticipate light interacting with neutral impurities. Thus, the ionized impurity (Coulomb) and surface roughness scattering mechanisms remain for consideration. To determine the dependencies of both mechanisms, the post-depletion mobilities are plotted against the depletion depth,  $t_d$ , and the effective surface electric field,  $E_{eff}$ , in Fig. 5(a). The increasing mobility with  $t_d$  follows ionized impurity scattering because the larger separation between the channel and charged traps reduces the Coulombic force on the mobile charge. This is important in depletion-mode FETs where the channel can be far from the interface. The surface roughness mobility is inversely proportional to  $E_{eff}$ , however, and Fig. 5(a) indicates that this mechanism is not present here. This is primarily because the FET is operating in depletion, where the channel is far from the surface [52], and becomes dominant in accumulation [53], where a high density of carriers are located close to the surface.

Considering only ionized impurity scattering, the effective mobility can be expressed as:

$$\mu_{eff}(N_{ii}, t_d) = \frac{\mu_0}{1 + \alpha N_{ii} \exp\left(-t_d/l_{crit}\right)} \quad (6)$$

where  $\mu_0$  is the low-field mobility,  $N_{ii}$  is the charged trap state

density,  $\alpha$  is a fitting factor of the charged traps [32], and  $l_{crit}$  is a fitting parameter which estimates the influence of traps far from the interface and is adapted from Matthiessen's Rule to include interface charge scattering model [54]. Here, the  $\mu_0$  of  $90 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  was selected to improve the fitting and is in agreement with recent experimental Hall mobility results [36]. The exponential term accounts for the spatial dependence of the ionized impurity scattering using the depletion depth,  $t_d$ , from Fig. 1(c). Equation (6) is used to fit the measured post-depletion mobilities using a least-squares method, shown as solid lines in Fig. 5(a). The value of  $N_{ii}$  values are found from (7) by:

$$N_{ii} = \left| \int_{E_V}^{E_C - E_{hw}} D_{it} dE \right|, \quad (7)$$

assuming deep traps are charged when filled with electrons and neutral when empty, which is consistent with deep level traps found in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [20], [26], [27]. The  $N_{ii}$  near  $E_V$  was assumed




Fig. 5. Calculated post-depletion (a)  $\mu_{eff}$  versus  $t_d$  and  $E_{eff}$  (symbols) and (b)  $\mu_{ii}$  as a function of the occupied trap level relative to the conduction band at different depletion depths. Fits of  $\mu_{eff}$  versus  $t_d$  using equation (6) are also shown (lines). In (b), the left and right dashed lines denote the valence and conduction band, respectively, and the horizontal dashed line is  $\mu_0$  ( $90 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) as explained in the main text. The traps primarily responsible for reducing the mobility, observed by the large drop in  $\mu$  are located between  $E_C - 4.0$  eV and  $E_C - 3.4$  eV.

to be  $5 \times 10^{12} \text{ cm}^{-2}$ , similar to the shallow  $D_{it}$  from the conductance method. However, since  $\alpha$  is a fitting parameter in Equation (6), the value of  $N_{ii}$  does not demand precision. The corresponding fit parameters are summarized in the supplementary information, section E. In Fig. 5(a), the distinct rise in mobility between 3.4 eV and 4.0 eV illumination is in an

indication that the traps between  $E_C - 3.4$  eV and  $E_C - 4.0$  eV reduce carrier scattering when empty and increase scattering when occupied. Therefore, traps residing between  $E_C - 3.4$  eV and  $E_C - 4.0$  eV are an overall detriment to device operation by increasing the scattering effects which reduces mobility.

Likewise, the traps impact carrier mobility due to the ionized impurity traps mobility contribution,  $\mu_{ii}$ . The effective mobility can be described using Matthiessen's rule,  $\mu_{eff}^{-1} = \mu_0^{-1} + \mu_{ii}^{-1}$ . In Fig. 5(b),  $\mu_{ii}$  is shown where the occupied trap level is relative to the conduction band, with all traps are unoccupied at  $E_V$  and occupied at  $E_C$ . Each data point corresponds to the different measurements taken in dark or under illumination. The left-most point is from the dark, conductance method measurement (see Fig. 1(d) located at ( $E_C - 0.4$  eV)). Similarly, the right-most point is from the 4.0 eV illumination measurement, located at ( $E_C - 0.8$  eV). The mobility due to ionized impurities varies as traps in each energy range switch from empty to occupied; the large drop in  $\mu_{ii}$  highlights the strong scattering effects of the occupied deep traps between ( $E_C - 3.4$  eV) and ( $E_C - 4.0$  eV). All other trap ranges show similar scattering.

While traps can originate from a multitude of reasons beyond material composition, bulk traps remain as a possible explanation for the observed scattering based on the dominance of ionized impurity scattering in a depletion-mode device, coupled with the spatial dependence of scattering. Bulk traps that have been suspected as strong scatterers between ( $E_C - 3.4$  eV) and ( $E_C - 4.0$  eV) could correspond to H3 hole traps with physical origins such as self-trapped holes (STH), gallium vacancies ( $V_{Ga}$ ), or  $V_{Ga}$  complexes with hydrogen [20], [27]. Different densities of these electron and hole traps can correspond to the observed increase in  $\mu_{ii}$  when occupied. The larger difference in  $\mu_{ii}$  (and therefore  $\mu_{eff}$ ) with increasing depletion depth (Figure 5a) is consistent with the exponential distance dependence of Coulomb scattering originating from these deeper, bulk-like centers. Further studies on the origin and mitigation of these deep-level bulk and interface traps are crucial for realizing devices with high mobilities, with isolation structures to interrogate defects and substrate conduction. FET mobilities are approaching Hall mobilities [8] which attests to the drive to reduce interface, border, and bulk trap state densities. It is therefore essential to identify mobility-limiting traps for continual improvement in device performance.

#### IV. CONCLUSION

In this work, we present a room-temperature electro-optical measurement technique that probes the impact of deep-level interface and bulk traps on carrier mobility in lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. By integrating photo-assisted C-V and I-V measurements under sub-bandgap illumination, we extract the energy-dependent effective mobility and isolate the contribution of specific trap states to ionized impurity scattering. Our analysis reveals that deep-level traps located within the energy range of  $E_C - 4.0$  eV and  $E_C - 3.4$  eV are primarily responsible for mobility degradation, reducing effective mobility by up to 75% relative to the trap-free case.

Bulk traps in this energy range, such as H3 hole traps originating from self-trapped holes and gallium vacancies, are located closer to the channel and explain the larger difference in  $\mu_{eff}$  with depletion depth. Surface roughness scattering was determined to have minimal influence under depletion-mode biasing, consistent with the observed trends in mobility versus electric field. This methodology provides a powerful framework for identifying and characterizing mobility-limiting defects in ultra-wide bandgap devices. The ability to localize and quantify the energetic and spatial distribution of active trap states offers critical guidance for targeted defect passivation and interface engineering, ultimately advancing the development of high-performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power electronics.

#### ACKNOWLEDGMENT

O. M. is supported through the GMU Presidential Scholarship Award. This work is also supported by Virginia Microelectronics Consortium (VMEC) chair professorship and the Quantum Science & Engineering Center of George Mason University. We thank Div Chamria for his contributions to the measurement setup and Curt Richter for useful discussions.

#### REFERENCES

- [1] S. B. Reese, T. Remo, J. Green, and A. Zakutayev, "How Much Will Gallium Oxide Power Electronics Cost?," *Joule*, vol. 3, no. 4, pp. 903–907, Apr. 2019, doi: 10.1016/j.joule.2019.01.011.
- [2] Samantha B. Reese and Andriy Zakutayev, "Gallium oxide techno-economic analysis for the wide bandgap semiconductor market," presented at the Proc.SPIE, Mar. 2020, p. 112810H. doi: 10.1117/12.2565975.
- [3] M. Higashiwaki, " $\beta$ -Ga<sub>2</sub>O<sub>3</sub> material properties, growth technologies, and devices: a review," *AAPPS Bull.*, vol. 32, no. 1, p. 3, Jan. 2022, doi: 10.1007/s43673-021-00033-0.
- [4] S. Roy, A. Bhattacharyya, P. Ranga, H. Splawn, J. Leach, and S. Krishnamoorthy, "High-k Oxide Field-Plated Vertical (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With Baliga's Figure of Merit Over 1 GW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 42, no. 8, pp. 1140–1143, Aug. 2021, doi: 10.1109/LED.2021.3089945.
- [5] E. Farzana, S. Roy, N. S. Hendricks, S. Krishnamoorthy, and J. S. Speck, "Vertical PtOx/Pt/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky diodes with high permittivity dielectric field plate for low leakage and high breakdown voltage," *Appl. Phys. Lett.*, vol. 123, no. 19, p. 192102, Nov. 2023, doi: 10.1063/5.0171876.
- [6] H. H. Gong *et al.*, " $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical heterojunction barrier Schottky diodes terminated with p-NiO field limiting rings," *Appl. Phys. Lett.*, vol. 118, no. 20, p. 202102, May 2021, doi: 10.1063/5.0050919.
- [7] W. Li, K. Nomoto, Z. Hu, D. Jena, and H. G. Xing, "Field-Plated Ga<sub>2</sub>O<sub>3</sub> Trench Schottky Barrier Diodes With a BV<sup>2</sup>/R<sub>sq</sub> of up to 0.95 GW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 41, no. 1, pp. 107–110, Jan. 2020, doi: 10.1109/LED.2019.2953559.
- [8] A. Bhattacharyya, S. Roy, P. Ranga, C. Peterson, and S. Krishnamoorthy, "High-Mobility Tri-Gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs With a Power Figure of Merit Over 0.9 GW/cm<sup>2</sup>,"

- IEEE Electron Device Lett.*, vol. 43, no. 10, pp. 1637–1640, Oct. 2022, doi: 10.1109/LED.2022.3196305.
- [9] N. K. Kalarickal *et al.*, “ $\beta$ -(Al<sub>0.18</sub>Ga<sub>0.82</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> Double Heterojunction Transistor With Average Field of 5.5 MV/cm,” *IEEE Electron Device Lett.*, vol. 42, no. 6, pp. 899–902, Jun. 2021, doi: 10.1109/LED.2021.3072052.
- [10] C. N. Saha *et al.*, “Scaled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin channel MOSFET with 5.4 MV/cm average breakdown field and near 50 GHz f<sub>MAX</sub>,” *Appl. Phys. Lett.*, vol. 122, no. 18, p. 182106, May 2023, doi: 10.1063/5.0149062.
- [11] Z. Xia *et al.*, “ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Delta-Doped Field-Effect Transistors With Current Gain Cutoff Frequency of 27 GHz,” *IEEE Electron Device Lett.*, vol. 40, no. 7, pp. 1052–1055, Jul. 2019, doi: 10.1109/LED.2019.2920366.
- [12] Z. Hu *et al.*, “Breakdown mechanism in 1 kA/cm<sup>2</sup> and 960 V E-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical transistors,” *Appl. Phys. Lett.*, vol. 113, no. 12, p. 122103, Sep. 2018, doi: 10.1063/1.5038105.
- [13] C. Liu *et al.*, “Unique Bias Stress Instability of Heterogeneous Ga<sub>2</sub>O<sub>3</sub>-on-SiC MOSFET,” *IEEE Electron Device Lett.*, vol. 44, no. 8, pp. 1256–1259, Aug. 2023, doi: 10.1109/LED.2023.3288820.
- [14] Z. Jiang *et al.*, “Nonuniform Mechanism for Positive and Negative Bias Stress Instability in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET,” *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5509–5515, Oct. 2022, doi: 10.1109/TED.2022.3201825.
- [15] Z. Jiang *et al.*, “Experimental investigation on the instability for NiO/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> heterojunction-gate FETs under negative bias stress,” *J. Semicond.*, vol. 44, no. 7, p. 072803, Jul. 2023, doi: 10.1088/1674-4926/44/7/072803.
- [16] A. Vaidya and U. Singiseti, “Temperature-Dependent Current Dispersion Study in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs Using Submicrosecond Pulsed I–V Characteristics,” *IEEE Trans. Electron Devices*, vol. 68, no. 8, pp. 3755–3761, Aug. 2021, doi: 10.1109/TED.2021.3086434.
- [17] C. N. Saha, A. Vaidya, and U. Singiseti, “Temperature dependent pulsed IV and RF characterization of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> hetero-structure FET with ex situ passivation,” *Appl. Phys. Lett.*, vol. 120, no. 17, p. 172102, Apr. 2022, doi: 10.1063/5.0083657.
- [18] J. F. McGlone *et al.*, “Identification of critical buffer traps in Si  $\delta$ -doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs,” *Appl. Phys. Lett.*, vol. 115, no. 15, p. 153501, Oct. 2019, doi: 10.1063/1.5118250.
- [19] J. F. McGlone *et al.*, “Trapping Effects in Si  $\delta$ -Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs on an Fe-Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Substrate,” *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1042–1045, Jul. 2018, doi: 10.1109/LED.2018.2843344.
- [20] Z. Wang, X. Chen, F.-F. Ren, S. Gu, and J. Ye, “Deep-level defects in gallium oxide,” *J. Phys. Appl. Phys.*, vol. 54, no. 4, p. 043002, Nov. 2020, doi: 10.1088/1361-6463/abb1.
- [21] M. E. Ingebrigtsen *et al.*, “Iron and intrinsic deep level states in Ga<sub>2</sub>O<sub>3</sub>,” *Appl. Phys. Lett.*, vol. 112, no. 4, p. 042104, Jan. 2018, doi: 10.1063/1.5020134.
- [22] M. Fregolent *et al.*, “Logarithmic trapping and detrapping in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs: Experimental analysis and modeling,” *Appl. Phys. Lett.*, vol. 120, no. 16, p. 163502, Apr. 2022, doi: 10.1063/5.0085068.
- [23] M. Fregolent *et al.*, “Gate leakage modeling in lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Al<sub>2</sub>O<sub>3</sub> gate dielectric,” *Appl. Phys. Lett.*, vol. 123, no. 10, p. 103504, Sep. 2023, doi: 10.1063/5.0154878.
- [24] A. E. Islam *et al.*, “Defect Engineering at the Al<sub>2</sub>O<sub>3</sub>/(010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Interface via Surface Treatments and Forming Gas Post-Deposition Anneals,” *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5656–5663, Oct. 2022, doi: 10.1109/TED.2022.3200643.
- [25] E. Farzana, E. Ahmadi, J. S. Speck, A. R. Arehart, and S. A. Ringel, “Deep level defects in Ge-doped (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layers grown by plasma-assisted molecular beam epitaxy,” *J. Appl. Phys.*, vol. 123, no. 16, p. 161410, Mar. 2018, doi: 10.1063/1.5010608.
- [26] Z. Zhang, E. Farzana, A. R. Arehart, and S. A. Ringel, “Deep level defects throughout the bandgap of (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> detected by optically and thermally stimulated defect spectroscopy,” *Appl. Phys. Lett.*, vol. 108, no. 5, p. 052105, Feb. 2016, doi: 10.1063/1.4941429.
- [27] A. Y. Polyakov *et al.*, “Hole traps and persistent photocapacitance in proton irradiated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films doped with Si,” *APL Mater.*, vol. 6, no. 9, p. 096102, Sep. 2018, doi: 10.1063/1.5042646.
- [28] Y. Q. Wu, T. Shen, P. D. Ye, and G. D. Wilk, “Photo-assisted capacitance-voltage characterization of high-quality atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub>/GaN metal-oxide-semiconductor structures,” *Appl. Phys. Lett.*, vol. 90, no. 14, p. 143504, Apr. 2007, doi: 10.1063/1.2719228.
- [29] Y. Irokawa *et al.*, “Investigation of Al<sub>2</sub>O<sub>3</sub>/GaN interface properties by sub-bandgap photo-assisted capacitance-voltage technique,” *AIP Adv.*, vol. 9, no. 8, p. 085319, Aug. 2019, doi: 10.1063/1.5098489.
- [30] Z. (Ashley) Jian, S. Mohanty, and E. Ahmadi, “Deep UV-assisted capacitance–voltage characterization of post-deposition annealed Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) MOSCAPs,” *Appl. Phys. Lett.*, vol. 116, no. 24, p. 242105, Jun. 2020, doi: 10.1063/5.0011144.
- [31] H. Bae, J. Noh, S. Alghamdi, M. Si, and P. D. Ye, “Ultraviolet Light-Based Current–Voltage Method for Simultaneous Extraction of Donor- and Acceptor-Like Interface Traps in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs,” *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1708–1711, Nov. 2018, doi: 10.1109/LED.2018.2871801.
- [32] J. Rozen, A. C. Ahyi, X. Zhu, J. R. Williams, and L. C. Feldman, “Scaling Between Channel Mobility and Interface State Density in SiC MOSFETs,” *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3808–3811, Nov. 2011, doi: 10.1109/TED.2011.2164800.
- [33] V. Tilak, K. Matocha, and G. Dunne, “Electron-Scattering Mechanisms in Heavily Doped Silicon Carbide MOSFET Inversion Layers,” *IEEE Trans. Electron Devices*, vol. 54, no. 11, pp. 2823–2829, Nov. 2007, doi: 10.1109/TED.2007.906929.
- [34] E. Arnold and D. Alok, “Effect of interface states on electron transport in 4H-SiC inversion layers,” *IEEE Trans. Electron Devices*, vol. 48, no. 9, pp. 1870–1877, Sep. 2001, doi: 10.1109/16.944171.
- [35] A. Pérez-Tomás, P. Godignon, N. Mestres, and J. Millán, “A field-effect electron mobility model for SiC MOSFETs including high density of traps at the interface,” *Microelectron. Eng.*, vol. 83, no. 3, pp. 440–445, Mar. 2006, doi: 10.1016/j.mee.2005.11.007.

- [36] A. Bhattacharyya *et al.*, “Enhancing the electron mobility in Si-doped (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films with low-temperature buffer layers,” *APL Mater.*, vol. 11, no. 2, p. 021110, Feb. 2023, doi: 10.1063/5.0137666.
- [37] T. Hatakeyama *et al.*, “Characterization of traps at nitrated SiO<sub>2</sub>/SiC interfaces near the conduction band edge by using Hall effect measurements,” *Appl. Phys. Express*, vol. 10, no. 4, p. 046601, Mar. 2017, doi: 10.7567/APEX.10.046601.
- [38] M. Sometani *et al.*, “Ideal phonon-scattering-limited mobility in inversion channels of 4H-SiC(0001) MOSFETs with ultralow net doping concentrations,” *Appl. Phys. Lett.*, vol. 115, no. 13, p. 132102, Sep. 2019, doi: 10.1063/1.5115304.
- [39] O. Maimon *et al.*, “Measurement and gate-voltage dependence of channel and series resistances in lateral depletion-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs,” *Semicond. Sci. Technol.*, vol. 38, no. 7, p. 075016, Jun. 2023, doi: 10.1088/1361-6641/acdaed.
- [40] “The identification of commercial equipment or vendor is not intended to imply recommendation or endorsement by NIST, nor is it intended to imply that the materials or equipment identified are necessarily the best available for the purpose. (The identification of commercial equipment or vendor is not intended to imply recommendation or endorsement by NIST, nor is it intended to imply that the materials or equipment identified are necessarily the best available for the purpose.)” NIST.
- [41] D. Thapa, J. Lapp, I. Lukman, and L. Bergman, “Ultra-wide bandgap  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films: Optical, phonon, and temperature response properties,” *AIP Adv.*, vol. 11, no. 12, p. 125022, Dec. 2021, doi: 10.1063/5.0074697.
- [42] N. A. Moser *et al.*, “High pulsed current density  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs verified by an analytical model corrected for interface charge,” *Appl. Phys. Lett.*, vol. 110, no. 14, p. 143505, Apr. 2017, doi: 10.1063/1.4979789.
- [43] D. K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed. John Wiley & Sons, Inc., 2005.
- [44] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. John Wiley & Sons, Inc., 2002.
- [45] K. Zeng, Y. Jia, and U. Singisetti, “Interface State Density in Atomic Layer Deposited SiO<sub>2</sub>/  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (  $\bar{2}01$  ) MOSCAPs,” *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 906–909, Jul. 2016, doi: 10.1109/LED.2016.2570521.
- [46] J. V. Li *et al.*, “Admittance spectroscopy study of defects in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>,” *Thin Solid Films*, vol. 789, p. 140196, Jan. 2024, doi: 10.1016/j.tsf.2023.140196.
- [47] A. Singh *et al.*, “Intra- and inter-conduction band optical absorption processes in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>,” *Appl. Phys. Lett.*, vol. 117, no. 7, p. 072103, Aug. 2020, doi: 10.1063/5.0016341.
- [48] B. L. Swenson and U. K. Mishra, “Photoassisted high-frequency capacitance-voltage characterization of the Si<sub>3</sub>N<sub>4</sub>/GaN interface,” *J. Appl. Phys.*, vol. 106, no. 6, p. 064902, Sep. 2009, doi: 10.1063/1.3224852.
- [49] T. Sakurai and T. Sugano, “Theory of continuously distributed trap states at Si-SiO<sub>2</sub> interfaces,” *J. Appl. Phys.*, vol. 52, no. 4, pp. 2889–2896, Apr. 1981, doi: 10.1063/1.329023.
- [50] M. Fregolent *et al.*, “Advanced defect spectroscopy in wide-bandgap semiconductors: review and recent results,” *J. Phys. Appl. Phys.*, vol. 57, no. 43, p. 433002, Aug. 2024, doi: 10.1088/1361-6463/ad5b6c.
- [51] C. Erginsoy, “Neutral Impurity Scattering in Semiconductors,” *Phys. Rev.*, vol. 79, no. 6, pp. 1013–1014, Sep. 1950, doi: 10.1103/PhysRev.79.1013.
- [52] M. R. Wordeman, “Characterization of depletion mode MOSFET’s,” in *1979 International Electron Devices Meeting*, Dec. 1979, pp. 26–29. doi: 10.1109/IEDM.1979.189530.
- [53] P. D. Ye *et al.*, “Depletion-mode InGaAs metal-oxide-semiconductor field-effect transistor with oxide gate dielectric grown by atomic-layer deposition,” *Appl. Phys. Lett.*, vol. 84, no. 3, pp. 434–436, Jan. 2004, doi: 10.1063/1.1641527.
- [54] “Sentaurus Device User Guide.” Synopsus.