

Low-resistance contacts for p-type monolayer tungsten diselenide transistors using metallic layered Nb_{0.3}W_{0.7}Se₂

Zheng Sun^{1,2,8}, Aryan Afzalian^{3,8}, Peng Wu^{1,2,4,5,8}, Huairuo Zhang^{6,7}, Sergiy Krylyuk⁶, Rahul Tripathi^{1,2}, Yuanqiu Tan^{1,2}, Hao-Yu Lan^{1,2}, Jun Cai^{1,2}, Albert Davydov⁶, Zhihong Chen^{1,2}, Geoffrey Pourtois³ and Joerg Appenzeller^{1,2*}

¹School of Electrical and Computer Engineering; ²Birck Nanotechnology Center, Purdue University, West Lafayette, IN, USA; ³IMEC, Kapeldreef 75, 3001 Leuven, Belgium; ⁴Research Laboratory of Electronics, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA; ⁵Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA; ⁶Materials Science and Engineering Division, National Institute of Standards and Technology (NIST), Gaithersburg, MD, USA; ⁷Theiss Research, Inc., La Jolla, CA, USA; ⁸These authors contributed equally: Zheng Sun, Aryan Afzalian, Peng Wu

✉email: aryan.afzalian@imec.be; appenzeller@purdue.edu.

Abstract. Achieving low contact resistance is a critical challenge in the development of p-type transistors that use monolayer transition metal dichalcogenides, such as tungsten diselenide (WSe₂), as their channel material. Contacts made with high work function metals require deposition at high temperatures, which typically creates defects or strain at the metal–channel interface. One solution is to use metallic two-dimensional (2D) materials that have atomically flat surfaces and can be deposited at low temperatures, as have been reported for n-type semiconductors. However, the comparatively large bandgap of WSe₂ has hindered experimental progress with p-type transistors. Here we show that metallic layered Nb_{0.3}W_{0.7}Se₂ can be used to create contacts for monolayer and bilayer WSe₂ field-effect transistors with channel lengths down to 100 nm. Our 2D–2D contacted field-effect transistors exhibit on-current densities of up to 358 $\mu\text{A } \mu\text{m}^{-1}$ and 1.1 $\text{mA } \mu\text{m}^{-1}$ on monolayer and bilayer WSe₂ channels, respectively. In combination with scaled gate dielectrics (effective oxide thickness of 1.3 nm), the fabricated 2D–2D contacted monolayer WSe₂ devices achieve a subthreshold swing of 88 $\text{mV } \text{dec}^{-1}$.

Monolayer (ML) semiconducting transition metal dichalcogenides (TMDs)—such as molybdenum disulfide (MoS₂), tungsten Diselenide (WSe₂) and tungsten disulfide (WS₂)—are potential channel materials for field-effect transistors (FETs) that can be scaled to extremely small channel lengths without major short-channel effects^{1–14}. Recently, contact resistance approaching

the quantum limit has been reported in n-type transistors with ML MoS₂ channels using van der Waals (vdW)-type semimetal contacts, such as bismuth and antimony^{15,16}. Achieving high-performance transistors with a p-type ML TMD, such as WSe₂, typically requires a high work function metal, such as platinum or palladium, as the source–drain contact to reduce the Schottky barrier height (SBH) for hole injection. However, depositing these metals requires high energies for evaporation, which can lead to defects or the formation of undesirable platinum or palladium chalcogenides at the metal–TMD interface¹⁷. These defects and interfacial compounds make it challenging to achieve a low SBH in p-type ML TMD transistors.

To address this, various contact formation methods have been developed for WSe₂ p-FETs that do not involve ‘hot’ metal deposition. These include TMD-based contacts, such as VSe₂ and Nb_{0.005}W_{0.995}Se₂, and charge-transfer contacts using RuCl₃ (refs. 18–21). However, these contacts have yet to be combined with the most scaled transistors, where ultrashort channels of ML or bilayer (BL) WSe₂, ultrathin gate dielectrics and good on-state currents and low subthreshold swings are achieved simultaneously. ML or BL channels are essential for ultra-scaled logic applications, since channels with a larger body thickness do not allow for channel-length scaling into the nanometre regime without also introducing short-channel effects.

In this Article, we report short-channel (\approx 100 nm) ML and BL WSe₂ FETs using 2D metallic Nb_{0.3}W_{0.7}Se₂ contacts with much higher Nb content than previous approaches¹⁹. We create transistors on both thick (90 nm SiO₂) and ultrathin (5 nm HfO₂) dielectrics. A wet transfer method is adapted to pick up pre-etched Nb_{0.3}W_{0.7}Se₂ contacts and position them onto the WSe₂ film. High-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) imaging shows a locally flawless Nb_{0.3}W_{0.7}Se₂ /WSe₂ interface, with a bonding distance comparable to the interlayer vdW spacing of Nb_{0.3}W_{0.7}Se₂. Notably, the ML and BL WSe₂ FETs on 90-nm-thick SiO₂ substrates exhibit on-state currents of 358 μ A μ m⁻¹ and 1.1 mA μ m⁻¹, respectively. The ML WSe₂ FET on 5-nm-thick HfO₂ exhibits a subthreshold swing of 88 mV dec⁻¹. Simulated results using dissipative density functional theory (DFT)–non-equilibrium Green’s function (NEGF) method agree with the experimental data, and indicate that a contact resistance below 100 Ω μ m⁻¹ can be achieved at high carrier density.

Fabrication and structure of 2D–2D contacted ML WSe₂ FETs

Figure 1a–f illustrates the fabrication process for an ultrashort channel Nb_{0.3}W_{0.7}Se₂-contacted WSe₂ FET for a 90-nm SiO₂ dielectric. First, Nb_{0.3}W_{0.7}Se₂ single-crystalline flakes, grown by the chemical vapour transport method, are mechanically exfoliated and selected for suitable dimensions and thickness using optical microscopy²². The detailed growth process is described in the Methods section. The selected Nb_{0.3}W_{0.7}Se₂ flake is then etched into the shape of Nb_{0.3}W_{0.7}Se₂ contact bars, as shown in Supplementary Fig. 3. A single Nb_{0.3}W_{0.7}Se₂ flake can be etched into five Nb_{0.3}W_{0.7}Se₂ contact bars, with the minimum distance between two bars as small as 100 nm, defined by the photoresist etching mask. The entire set of Nb_{0.3}W_{0.7}Se₂ contact bars is then wet-transferred onto the ML or BL WSe₂ film using a polystyrene film and deionized water

as described in the Methods section. The ML or BL WSe₂ flake, with thickness ranging from approximately 30 nm to 40 nm, is transferred onto either a 90-nm SiO₂/Si substrate or a 5-nm HfO₂/Au substrate before Nb_{0.3}W_{0.7}Se₂ contact formation. After transferring the Nb_{0.3}W_{0.7}Se₂ contacts, plasma etching is used to define the channel width of WSe₂. The etching mask also protects the Nb_{0.3}W_{0.7}Se₂ contact bars to prevent potential oxidation. The Nb_{0.3}W_{0.7}Se₂ contact bars are then connected to external metal contact bars for electrical measurement. Finally, the entire device undergoes annealing in a nitric oxide (NO) atmosphere at 130 °C for 1 h.⁶ Figure 1g shows a scanning electron microscopy top view image of Nb_{0.3}W_{0.7}Se₂-contacted ML WSe₂ FETs with different channel lengths. The yellow, finger-shaped contacts represent the Nb_{0.3}W_{0.7}Se₂ contact bars, which are connected to larger metal contacts for electrical measurements, as shown by the green region. The dark blue region highlights the ML WSe₂ channel with a defined shape. To fabricate Nb_{0.3}W_{0.7}Se₂-contacted ML WSe₂ FETs on a thin dielectric, such as 5-nm-thick HfO₂, a thick isolation layer of 30 nm SiO₂ is required to minimize leakage currents from the back gate to the large metal pads. Supplementary Note 1 and the Methods section provide more detail on the various process flows. Figure 1h presents a cross-sectional image of a set of Nb_{0.3}W_{0.7}Se₂-contacted ML WSe₂ FETs with various channel lengths. The contact bars, which originate from a single Nb_{0.3}W_{0.7}Se₂ crystal, show clearly defined cross-sectional outlines in Fig. 1h. A zoomed-in image of one of the contact bars from Fig. 1h is shown in Fig. 1i, revealing a clear boundary between Nb_{0.3}W_{0.7}Se₂ and ML WSe₂. Figure 1j,k shows atomically resolved HAADF images along the [100] zone axis of the multilayer Nb_{0.3}W_{0.7}Se₂ and ML WSe₂, respectively, where the atomic columns of Nb/W and Se, as well as interlayer vdW gaps, are well resolved. The ML WSe₂ is tightly bonded with the multilayer Nb_{0.3}W_{0.7}Se₂ with a vdW gap that is comparable to the vdW gaps between the Nb_{0.3}W_{0.7}Se₂ layers, indicating an intimate contact has been achieved between the WSe₂ channel and the transferred and patterned Nb_{0.3}W_{0.7}Se₂ contact.

Electrical characterization of 2D–2D contacted ML–BL WSe₂ FETs

Previous work had used Nb_{0.005}W_{0.995}Se₂ as a contact material to reduce the contact resistance to multilayer WSe₂ devices¹⁹. It was reported that degenerate doping can be achieved with a Nb content of $x = 0.005$ (that is, 0.5 at.% Nb). Before fabricating our 2D–2D devices, we studied devices just from Nb_{*x*}W_{1-*x*}Se₂ alloys with different body thicknesses for three x values, ranging from $x \approx 0$ (that is, doped with undetectable Nb content by energy-dispersive X-ray spectroscopy (EDX), denoted as $x = x_1$) to 3 at.% Nb and 30 at.% Nb. As apparent from Extended Data Fig. 1, and as expected, introducing Nb into the WSe₂ lattice results in an effective p-doping of the WSe₂ channel. For comparison, the transfer curve of pristine ML WSe₂ is presented in Supplementary Fig. 5. However, changing the Nb content has a major impact on the current drive in those devices. For example, devices with body thicknesses larger than 15 nm (first column) show a decrease in resistance from approximately 4200 Ω for $x = x_1$ to 916 Ω at $x = 0.03$ and to 73 Ω for $x = 0.3$. It is also clear that a small Nb content in WSe₂ does not entirely remove the impact

of the gate voltage, in particular for thin body thicknesses. On the basis of these findings, we chose $x = 0.3$ for optimized device performance.

Figure 2a shows the transfer characteristics of a set of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML FETs with different channel lengths on a 90-nm SiO_2 substrate. A clear channel-length-dependent on-current level is observed at $V_{\text{ds}} = -1.0$ V, with an on/off current ratio between 10^7 and 10^9 . Figure 2b presents the transfer characteristics of a device with $L_{\text{ch}} = 200$ nm at different V_{ds} . An on-current of $275 \mu\text{A } \mu\text{m}^{-1}$, along with a small threshold voltage dependence on V_{ds} and a high on/off current ratio, indicates superior device performance for our $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs compared with previously reported 2D–2D contact FETs that showed severe short-channel effects, for example, in terms of drain-induced barrier lowering¹⁸.

Figure 2c depicts the output characteristics of the same device at various gate voltages, showing a high on-current of up to $358 \mu\text{A } \mu\text{m}^{-1}$. The linear output characteristics for small drain voltages suggest a small SBH between $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contacts and ML WSe_2 . Supplementary Fig. 6 in Supplementary Note 2 illustrates the on-current dependence on channel lengths ranging from $0.4 \mu\text{m}$ to $2.0 \mu\text{m}$. A clear channel-length-dependent on-current level is observed at the same drain and back gate voltage, as shown in Supplementary Fig. 7. Extended Data Fig. 2 provides evidence of the reproducible nature of the 2D–2D contact formation achieved by our fabrication method. Figure 2d illustrates the contact resistance (R_{c}) versus carrier density for two sets of transfer length method (TLM) structures. The lowest contact resistance achieved is $2000 \Omega \mu\text{m}^{-1}$ at a carrier density of $5 \times 10^{12} \text{cm}^{-2}$, which includes a metal– $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ interface resistance of approximately $80 \Omega \mu\text{m}^{-1}$, as shown in Supplementary Fig. 8. In comparison to some of our previous devices¹³, the devices reported here use a ML WSe_2 channel to deliver high on-currents, can be entirely turned off and exhibit a contact resistance that, as expected, is gate voltage dependent, since gating affects the Schottky barrier thickness at the contact-to-channel interface.

Figure 2e compares transfer characteristics of Pd-contacted and $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 transistors. These show that the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted devices exhibit a lower SBH than Pd-contacted devices. Figure 2f shows the total resistance versus channel length at an overdrive voltage of -20 V. The relatively small device-to-device variation in the total resistance for devices with the same channel length allows for a good extraction of the contact resistance, $2R_{\text{c}} \sim 4000 \Omega \mu\text{m}^{-1}$ for this gate voltage. In contrast, Supplementary Fig. 9 shows that for Pd/Au contacts, the large variation in the total resistance versus channel length plot prevents a reliable extraction of contact resistance values and the total resistance for the shortest channel is much higher than for $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted devices.

We also demonstrated $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs on 5-nm HfO_2 , with an equivalent oxide thickness of 1.3 nm and a dielectric constant of 16 (as characterized in our previous publication¹²). The detailed fabrication process flow is shown in Supplementary Fig. 2. To minimize the leakage current for the overlap area between the source–drain metal electrodes and the back gate, we added a SiO_2 isolation layer underneath the contact electrodes, as shown in

Supplementary Fig. 4. We achieved a subthreshold swing as low as 88 mV dec^{-1} for $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs with a channel length of 100 nm, as shown in Fig. 3a. The unexpectedly low on-current level for these devices may be attributed to variations in the vdW gap between $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ and WSe_2 in the contact region due to the finite roughness of the local bottom gate stack. Supplementary Fig. 10a displays a good contact interface region, while Supplementary Fig. 10b shows a poor contact interface caused by deformation of the WSe_2 layer. In contrast, the minimum vdW gap, shown in Fig. 1j,k, was achieved on a 90-nm SiO_2 substrate.

We also explored $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted BL WSe_2 FETs on a 90-nm SiO_2 substrate. A representative device with a channel length of 100 nm is shown in Fig. 3b, where an on-current of $717 \mu\text{A } \mu\text{m}^{-1}$ was achieved at $V_{\text{ds}} = -1 \text{ V}$. A degraded off-state behaviour, including drain-induced barrier lowering and deteriorated subthreshold swings, can be attributed to short-channel effects. An apparent channel-length-dependent on-state performance of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted BL WSe_2 FETs is shown in Supplementary Fig. 11. Figure 3c depicts the output characteristics of the same device at various gate voltages, showing a high current of $-1.1 \text{ mA } \mu\text{m}^{-1}$ at a V_{ds} of -1.5 V . The total resistance of $1.47 \text{ k}\Omega \mu\text{m}^{-1}$ indicates a low contact resistance between $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ and BL WSe_2 . Last, to benchmark the performance of our $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted WSe_2 transistors, we compared the contact resistances reported here with previously reported ML WSe_2 and BL WSe_2 FETs, as shown in Fig. 3d (refs. ^{7,18,21,23-28}). A low contact resistance of $2 \text{ k}\Omega \mu\text{m}^{-1}$ is achieved for ML WSe_2 transistors, and a low $750 \Omega \mu\text{m}^{-1}$ value has been demonstrated for BL WSe_2 transistors.

Structural calculation and transport simulation of 2D–2D contacted ML WSe_2 FETs

To explore the fundamental limit of the achievable 2D–2D contact resistance, we performed a dissipative DFT–NEGF theoretical study using the atomistic solver called the ‘atomistic modelling solver’ (ATOMOS)^{29,30} to simulate the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs. Previous calculations have shown that metal–semiconductor top contacts with vdW interaction, such as the 2D–2D $\text{HfTe}_2/\text{HfS}_2$ n-type contact, can suppress Fermi-level pinning with 2D semiconductors and lead to low SBH, if the right work function of the metal is achieved³¹. Our DFT calculations confirmed the metallic properties of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$, with the Fermi level positioned within the valence band and a low residual p-type Schottky barrier to WSe_2 , as presented in Fig. 4d,e and in Supplementary Fig. 12. We also analysed the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{WSe}_2$ heterostructure with different stacking orders, specifically AA and AA’. In the AA stacking configuration, where W/Nb atoms in the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ layer are vertically aligned with W atoms in the ML WSe_2 layer, we found a SBH of 0.235 eV and a vdW gap of 3.5 Å, as shown in Fig. 4a,d. Conversely, as shown in Fig. 4d,e, in the AA’ stacking configuration the alignment of the W/Nb atoms in the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ layer with Se atoms in the ML WSe_2 layer allows for a smaller vdW gap of 2.86 Å and an increased SBH of 0.35 eV. The increasing SBH with reduced vdW gap distance is consistent with the trend observed for n-type vdW contact materials³¹, where reduced vdW distance was also correlated to increased bonding energy and ultimately to

stronger Fermi-level pinning. These variations underscore the importance of stacking order on the electronic properties at the interface.

To explore the relationship between contact resistance and various parameters—including contact overlap length, stacking order, doping concentration, the number of layers in $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{WSe}_2$ and Nb concentration—we constructed a single contact structure of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{WSe}_2$, as shown in Fig. 4c, where $N_{\text{A,WSe}_2}$ represents the summation of electrostatic doping and external doping from NO gas annealing in the semiconducting WSe_2 layer. NO doping can effectively shift the Fermi level of pristine WSe_2 close to the valence band, as shown in Supplementary Fig. 13 (ref. 32). As presented in Fig. 4f, both for the AA and AA' stacking, the contact resistance was found to be strongly reduced with increasing doping concentration. A carrier density higher than 10^{14} cm^{-2} is required to achieve a contact resistance below $100 \Omega \mu\text{m}^{-1}$ for the device of Fig. 4c (that is, with one layer of each material). The contact resistance R is dominated by the combination of the tunnelling resistances through the vdW gap, R_{vdW} , and through the SBH, R_{SB} . Both decrease with $N_{\text{A,WSe}_2}$, as the tunnelling probability increases in both cases, although at a different rate. Qualitatively, R_{SB} tends to dominate over R_{vdW} at lower doping concentration, which explains the higher R of the AA' stacking in this range. The trend tends to revert, however, as R_{SB} becomes increasingly transparent for high $N_{\text{A,WSe}_2}$ concentrations (the higher the initial barrier, the higher $N_{\text{A,WSe}_2}$ must be for R_{SB} to vanish), as can be seen in Extended Data Fig. 3: as doping increases, the SBH is thinned electrically, so that for a sufficiently high $N_{\text{A,WSe}_2}$ concentration it becomes fully transparent to the tunnelling carriers at the edge of the overlap region (Extended Data Fig. 3c). As can also be seen in the Extended Data Fig. 3, to transition from the source-side metal layer to the WSe_2 layer, the spectral current flows through the less resistive tunnelling path around the source Fermi level. This typically only encompasses a small edge portion of the overlap region. As a consequence, Fig. 4g presents the impact of overlap region on the contact resistance. Our results showed that the contact resistance is weakly dependent on overlap distance once it is larger than 10 nm, confirming that edge injection is the dominant mechanism in $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted devices. We also examined the effect of different numbers of layers in $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ and WSe_2 on the SBH, both for AA and AA' stacking, as shown in Fig. 4h. Both stacking orders are likely to happen in the ML WSe_2 heterostructures (that is, about 20 meV formation energy differences). For the BL WSe_2 with at least two metal layers, however, the system always relaxes in the AA' configuration following a DFT supercell optimization (hence only the AA' stacking order results are shown for these cases in Fig. 4h). The general trend is a decrease of the SBH, while the vdW gap remains constant, with the number of layers, that is related to the material band structure changes (for example, a decrease of the WSe_2 bandgap with increasing number of layers). Typically, however, the SBH value does not change much for more than two to three layers of the same material. Notably, the configuration of a two or more-layer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ with ML WSe_2 for AA stacking, and with a BL WSe_2 for AA' stacking, yielded the lowest SBHs. In such configurations, the SBHs were lower than 0.11 eV for the AA stacking and 0.03 eV for AA' stacking. As a consequence, the multilayer resistance trends are similar to those

obtained with one layer of each material but require a lower carrier density of a few 10^{13} cm^{-2} to achieve a contact resistance below $100 \Omega \mu\text{m}^{-1}$ (Supplementary Fig. 14).

In addition, Supplementary Figs. 15 and 16 in the Supplementary Note 3 explore the impact of the Nb content, x , in the $\text{Nb}_x\text{W}_{1-x}\text{Se}_2$ AA ML on the properties of the 2D–2D contacted device. The observed differences in the contact resistance characteristics versus $N_{\text{A,WSe}_2}$ doping for $x = 0.2, 0.3$ and 0.4 (Supplementary Fig. 16) are consistent with the small variations of SBH and vdW gap observed with x (Supplementary Fig. 15a,b), as discussed previously. The resistance curves show a larger spread at low doping concentration than at high $N_{\text{A,WSe}_2}$, as expected from the Schottky barrier thinning with doping. Notably, the lower contact resistance of $\text{Nb}_{0.2}\text{W}_{0.8}\text{Se}_2$ for $N_{\text{A,WSe}_2} \leq 2 \times 10^{13} \text{ cm}^{-2}$ results from the lower SBH. One notable exception, however, is the much larger residual value of the contact resistance for $N_{\text{A,WSe}_2} > 2 \times 10^{13} \text{ cm}^{-2}$ for the case of $\text{Nb}_{0.2}\text{W}_{0.8}\text{Se}_2$ ($R > 200 \Omega \mu\text{m}^{-1}$) compared with that of the larger x ($R \leq 20 \Omega \mu\text{m}^{-1}$). This is attributed to the reduced Fermi-level degeneracy that induces a lesser carrier concentration in the $x = 0.2$ case, which is a less pronounced metallic behaviour induced by the lower Nb concentration, and a reduction of the available carriers for tunnelling from the metal part. This, in turn, limits the vdW tunnelling efficiency, hence, the reduction of R_{vdW} at high $N_{\text{A,WSe}_2}$ concentration. Finally, our simulations showed a strong correlation with experimental data for contact resistance as a function of carrier density, with the multilayer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ –ML $N_{\text{A,WSe}_2}$ experimental results closely aligning with the simulated three-layer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ –ML $N_{\text{A,WSe}_2}$ predictions, as illustrated in Fig. 4i. We note that when a constant carrier concentration of $7.5 \times 10^{12} \text{ cm}^{-2}$, which corresponds to the experimentally observed threshold voltage shift after NO doping, is added to our experimental data (black squares), an excellent match between simulations and experimental data (blue squares) is observed.

Conclusions

We have shown that metallic layered $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ can be used as contacts in ML and BL WSe_2 FETs with on-state currents of $358 \mu\text{A} \mu\text{m}^{-1}$ and $1.1 \text{ mA} \mu\text{m}^{-1}$, respectively. When these 2D contacts are integrated with an ultrathin, 5-nm-thick HfO_2 gate dielectric, ML WSe_2 FETs can achieve a subthreshold swing of 88 mV dec^{-1} . We performed a dissipative DFT–NEGF theoretical study to explore the performance limit of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs, investigating the impact on contact resistance of contact overlap length, stacking order, doping concentration, number of layers of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ – WSe_2 and niobium content in the $\text{Nb}_{1-x}\text{W}_x\text{Se}_2$ alloy. The simulation results closely matched our experimental data and predict a contact resistance lower than $100 \Omega \mu\text{m}^{-1}$ at high carrier density.

Challenges do remain, however, in terms of adapting $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ for large-scale integration. First, methods for wafer-scale growth of high-quality $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ films are required. Second, wafer-scale transfer technology that can be used in combination with polishing techniques for ultrathin dielectrics is needed to enable large-scale integration of p-type TMD transistors with 2D–2D contacts on ultrathin dielectrics.

Methods

Materials growth

$\text{Nb}_x\text{W}_{1-x}\text{Se}_2$ single-crystal alloys were grown by the chemical vapour transport method using appropriate amounts of Nb (99.9%), W (99.9%) and Se (99.999%) powders with a total weight of ≈ 1 g and ≈ 100 mg of SeBr_4 (99%) transport agent that were vacuum-sealed in quartz ampoules. For different runs, the temperatures at the charge zone and the growth zone were 980 °C to 850 °C and 850 °C to 800 °C, respectively. The ampoules were cooled down by switching off the furnace after 6 days of growth. More details on the growth and characterization of $\text{Nb}_x\text{W}_{1-x}\text{Se}_2$ alloys are reported in a previous publication²². The alloy composition was determined on the bulk crystals by EDX. For the sample with the lowest Nb content used in this study, labelled as $\text{Nb}_{x1}\text{W}_{1-x1}\text{Se}_2$, an actual Nb concentration was below the detection limit of the EDX instrument. However, the presence of Nb atoms was deduced from the broadening of the exciton lines²². The compositions of the other two samples, $\text{Nb}_{0.03}\text{W}_{0.97}\text{Se}_2$ and $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$, were determined by EDX measurements.

Device fabrication on 90-nm SiO_2 substrate

Supplementary Fig. 1 illustrates the detailed fabrication process flow for $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 devices on 90-nm SiO_2 substrate. $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ flakes were mechanically exfoliated onto 90-nm SiO_2/Si substrates. Optical microscopy was used to identify flakes approximately 30 nm thick and large enough to fabricate ML FETs with different channel lengths. The sample was then spin-coated with ma-N 2400 photoresist and baked at 100 °C for 5 min. The contact bar shapes were patterned using a JEOL JBX-8100FS E-Beam Writer system and developed in MA-26 for 5 min followed by plasma etching with CHF_3 and O_2 for 2 min. The ma-N 2400 photoresist was then removed using acetone. Subsequently, a polystyrene solution in toluene was dropped onto the sample. The sample was baked at 90 °C for 2 min to form a polystyrene film. The sample was then immersed in deionized water until the polystyrene film with the attached $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars floated above the surface. The polystyrene film was carefully transferred onto ML WSe_2 , which had been wet-transferred onto a 90-nm SiO_2/Si substrate. After the transfer, the polystyrene film was dissolved in acetone, and optical microscopy was used to identify the etched $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars. Next, the channel was defined using a JEOL JBX-8100FS E-Beam Writer, followed by plasma etching with Cl_2 and O_2 for 30 s. Following that, another pattern process was required to connect the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars with larger measurement metal pads, followed by e-beam evaporation of 70-nm Ni as contact metal. Finally, the sample was annealed in a NO furnace at 130 °C for 1 h to complete the fabrication process.

Device fabrication on 5-nm HfO_2 substrate

Supplementary Fig. 2 illustrates the detailed fabrication process flow for $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 devices on 5-nm-thick HfO_2 substrate. The preparation of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars followed the same process as described above. However, for the thin dielectric, a local bottom gate

of 2 nm/13 nm Cr/Au was present underneath 5-nm HfO₂ layer. ML WSe₂ was transferred onto this local bottom gate substrate instead of the 90 nm SiO₂ substrate for this device fabrication. The other fabrication steps followed the same process used for devices on the 90-nm SiO₂ substrate, with one key exception: a 30-nm isolation layer was inserted between the local bottom gate and the metal electrodes to minimize leakage current, which is caused by the large overlap area between the metal electrodes and the local bottom gate.

Characterization and measurements

A Lake Shore CPX-VF probe station and Agilent 4155C Semiconductor Parameter Analyzer were used to perform the electrical characterization at room temperature in high vacuum (0.1 mPa). Standard d.c. sweeps were used for the measurements of electrical characteristics for all devices. All devices were measured as-fabricated.

STEM characterization

Electron transparent cross-sectional sample was prepared with an FEI Helios NanoLab 660 DualBeam (scanning electron microscopy and focused ion beam). An FEI Titan 80-300 probe-corrected STEM/TEM microscope operating at 300 keV was used to conduct atomically resolved HAADF-STEM imaging, with a probe convergence semi-angle of 14 mrad and a collection angle of 70–399 mrad.

DFT-Hamiltonian computation

To compute the electronic properties and the DFT-based Hamiltonian of the vdW heterojunction supercells used in this work, we used the CP2K DFT package with the GTH-PBE exchange-correlation functional, the DZVP-MOLOPT-SR-GTH basis sets and the Grimme DFT-D3 vdW correction³³. First, a WSe₂ hexagonal (2H) primitive cell with n_{LB} layers ($n_{LB} = 1, 2$) and $3 \times n_{LB}$ atoms, was transformed in its orthorhombic conventional cell and repeated 5 times along the x (transport)-direction, resulting in a $30 \times n_{LB}$ -atom supercell with n_{LB} W₁₀Se₂₀ layers. A supercell with n_{LT} top layers ($n_{LT} = 1, 2, 3, 4$) of W_{10-y}Nb_yS₂ was also created from the latter cell by substitution of y Nb atoms (we used here $y = 10 \times x = 2, 3$ and 4). Both cells were then relaxed separately and remained in their initial 2H phases as expected for $y < 6$ (ref. 34). For all simulated cases of y , the Nb substitution resulted in a several hundreds of mega electron volts increase of the W_{10-y}Nb_yS₂ sub-band energy, when compared with that of W₁₀Se₂₀, with a Fermi level, E_F , deeply degenerate in the valence band, E_V , effectively rendering the alloy metallic (Fig. 4b,e). Subsequently, both materials were joined vertically (along the z axis) in a supercell, applying half of the strain to each material to achieve a commensurate in-plane lattice (typically applying a small strain of less than 1% on each layer in the x and y directions), after which an additional full cell and atom geometry relaxation was performed again. An energy cut-off of 500 Ry and a $1 \times 16 \times 1$ Monkhorst-Pack k -point grid were used based on convergence tests. The convergence criteria were set to 10^{-7} for the relative self-consistent field charge error and 7×10^{-3} eV Å⁻¹ for the forces acting on each ion during geometry relaxation. A relaxed supercell with $n_{LB} = n_{LT} = 1$ and $y = 3$ is shown

in Fig. 4a,b for AA and AA' stacking, respectively. As shown on Fig. 4b,e, the difference between E_F and the top of the WSe₂ valence band, E_{V,WSe_2} , gives a DFT estimates of the SBH.

Quantum transport solver

The Kohn–Sham and overlap matrices were then extracted and used as input for our quantum transport solver, ATOMOS^{29,30}, to build the Hamiltonian for the resistor device with a top contact configuration (Fig. 4c). Self-consistent calculation including electron–phonon scattering within the self-consistent Born approximation were performed using a non-orthogonal DFT–NEGF model³⁵. The computational burden of the NEGF model was further reduced using the mode–space technique^{36,37}. The NEGF-computed currents through the resistor device for different V_{ds} bias conditions was used to compute the R_C values. We assumed periodic boundary conditions in the width (y axis) direction. They were modelled using a plane-wave expansion using 10 y momentum points on half the Brillion zone: the other half was obtained by symmetry.

Data availability

Source data are provided with this paper.

Acknowledgements

Z.S., P.W., R.T., J.C., H.-Y.L., Y.T., Z.C. and J.A. acknowledge support from Intel Corporation. A.A. acknowledges the Imec Industrial Affiliation Program for funding. S.K. and A.V.D. acknowledge support from the Material Genome Initiative funding allocated to NIST. H.Z. acknowledges support from NIST under the financial assistance grant no. 70NANB22H101. Certain commercial equipment, instruments, software or materials are identified in this paper to specify the experimental procedure adequately. Such identifications are not intended to imply recommendation or endorsement by NIST, nor is it intended to imply that the materials or equipment identified are necessarily the best available for the purpose.

References

1. Jiang, J. et al. Yttrium-doping-induced metallization of molybdenum disulfide for ohmic contacts in two-dimensional transistors. *Nat. Electron.* **7**, 545–556 (2024).
2. Chung, Y.-Y. et al. Monolayer-MoS₂ stacked nanosheet channel with C-type metal contact. In *International Electron Devices Meeting (IEDM)*, 1–4 (IEEE, 2023).
3. Dorow, C. J. et al. Exploring manufacturability of novel 2D channel materials: 300 mm wafer-scale 2D NMOS & PMOS using MoS₂, WS₂, & WSe₂. In *International Electron Devices Meeting (IEDM)*, 1–4 (IEEE, 2023).
4. Chou, A.-S. et al. Status and performance of integration modules toward scaled CMOS with transition metal dichalcogenide channel. In *International Electron Devices Meeting (IEDM)*, 1–4 (IEEE, 2023).

5. Sun, Z. et al. Statistical assessment of high-performance scaled double-gate transistors from monolayer WS₂. *ACS Nano* **16**, 14942–14950 (2022).
6. Chiang, C.-C., Lan, H.-Y., Pang, C.-S., Appenzeller, J. & Chen, Z. Air-stable P-doping in record high-performance monolayer WSe₂ devices. *IEEE Electron Device Lett.* **43**, 319–322 (2022).
7. Lan, H.-Y., Tripathi, R., Liu, X., Appenzeller, J. & Chen, Z. Wafer-scale CVD monolayer WSe₂ p-FETs with record-high 727 $\mu\text{A}/\mu\text{m}$ Ion and 490 $\mu\text{S}/\mu\text{m}$ g_{max} via hybrid charge transfer and molecular doping. In *International Electron Devices Meeting (IEDM)*, 1–4 (IEEE, 2023).
8. Lan, H.-Y., Oleshko, V. P., Davydov, A. V., Appenzeller, J. & Chen, Z. Dielectric interface engineering for high-performance monolayer MoS₂ transistors via TaO_x interfacial layer. *IEEE Trans. Electron Devices* **70**, 2067–2074 (2023).
9. Sun, Z. et al. Low contact resistance on monolayer MoS₂ field-effect transistors achieved by CMOS-compatible metal contacts. *ACS Nano* **18**, 22444–22453 (2024).
10. Daniel, J. et al. Experimental demonstration of an on-chip p-bit core based on stochastic magnetic tunnel junctions and 2D MoS₂ transistors. *Nat. Commun.* **15**, 4098 (2024).
11. Chen, C. Y. et al. Tailoring amorphous boron nitride for high-performance two-dimensional electronics. *Nat. Commun.* **15**, 4016 (2024).
12. Sun, Z., Chen, C., Robinson, J. A., Chen, Z. & Appenzeller, J. A mobility study of monolayer MoS₂ on low- κ /high- κ dielectrics. In *Device Research Conference (DRC)*, 1–2 (IEEE, 2023).
13. Cai, J. et al. High-performance complementary circuits from two-dimensional MoTe₂. *Nano Lett.* **23**, 10939–10945 (2023).
14. Kim, S. Y. et al. Fundamental understanding of interface chemistry and electrical contact properties of Bi and MoS₂. *ACS Appl. Mater. Interfaces* **16**, 54790–54798 (2024).
15. Li, W. et al. Approaching the quantum limit in two-dimensional semiconductor contacts. *Nature* **613**, 274–279 (2023).
16. Shen, P.-C. et al. Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* **593**, 211–217 (2021).
17. Wang, Y. et al. P-type electrical contacts for 2D transition-metal dichalcogenides. *Nature* **610**, 61–66 (2022).
18. Wu, R. et al. Bilayer tungsten diselenide transistors with on-state currents exceeding 1.5 milliamperes per micrometre. *Nat. Electron.* **5**, 497–504 (2022).

19. Chuang, H. J. et al. Low-resistance 2D/2D ohmic contacts: a universal approach to high-performance WSe₂, MoS₂, and MoSe₂ transistors. *Nano Lett.* **16**, 1896–1902 (2016).
20. Pack, J. et al. Charge-transfer contacts for the measurement of correlated states in high-mobility WSe₂. *Nat. Nanotechnol.* **19**, 948–954 (2024).
21. Xie, J. et al. Low resistance contact to P-type monolayer WSe₂. *Nano Lett.* **24**, 5937–5943 (2024).
22. Rigosi, A. F. et al. Dielectric properties of Nb_xW_{1-x}Se₂ alloys. *J. Res. Natl. Inst. Stand. Technol.* **124**, 124035 (2019).
23. Liu, Y. et al. Low-resistance metal contacts to encapsulated semiconductor monolayers with long transfer length. *Nat. Electron.* **5**, 579–585 (2022).
24. Jung, Y. et al. Transferred via contacts as a platform for ideal two-dimensional transistors. *Nat. Electron.* **2**, 187–194 (2019).
25. Allain, A. & Kis, A. Electron and hole mobilities in single-layer WSe₂. *ACS Nano* **8**, 7180–7185 (2014).
26. Fang, H. et al. High-performance single layered WSe₂ p-FETs with chemically doped contacts. *Nano Lett.* **12**, 3788–3792 (2012).
27. O’Brien, K. P. et al. Advancing 2D monolayer CMOS through contact, channel and interface engineering. In *International Electron Devices Meeting (IEDM)*, 7.1.1–7.1.4 (IEEE, 2021).
28. Shi, X. et al. High-performance bilayer WSe₂ pFET with record ID_s = 425 μA/μm and G_m = 100 at μS/μm V_{ds} = -1 V by direct growth and fabrication on SiO₂ substrate. In *International Electron Devices Meeting (IEDM)*, 7.1.1–7.1.4 (IEEE, 2022).
29. Afzalian, A. & Pourtois, G. ATOMOS: an atomistic modelling solver for dissipative DFT transport in ultra-scaled HfS₂ and black phosphorus MOSFETs. In *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 1–4 (IEEE, 2019).
30. Afzalian, A. Ab initio perspective of ultra-scaled CMOS from 2D-material fundamentals to dynamically doped transistors. *npj 2D Mater. Appl.* **5**, 5 (2021).
31. Dufloy, R., Pourtois, G., Houssa, M. & Afzalian, A. Fundamentals of low-resistive 2D-semiconductor metal contacts: an ab-initio NEGF study. *npj 2D Mater. Appl.* **7**, 38 (2023).
32. Lan, H.-Y. et al. Uncovering the doping mechanism of nitric oxide in high-performance P-type WSe₂ transistors. *Nat. Commun.* **16**, 4160 (2025).

33. Kühne, T. D. et al. CP2K: an electronic structure and molecular dynamics software package - Quickstep: efficient and accurate electronic structure calculations. *J. Chem. Phys.* **152**, 194103 (2020).
34. Kwak, I. H. et al. Full composition tuning of $W_{1-x}Nb_xSe_2$ alloy nanosheets to promote the electrocatalytic hydrogen evolution reaction. *ACS Nano* **16**, 13949–13958 (2022).
35. Afzalian, A., Akhondi, E., Gaddemane, G., Duflou, R. & Houssa, M. Advanced DFT–NEGF transport techniques for novel 2-D material and device exploration including HfS_2/WSe_2 van der Waals heterojunction TFET and WTe_2/WS_2 metal/semiconductor contact. *IEEE Trans. Electron Devices* **68**, 5372–5379 (2021).
36. Afzalian, A. et al. Physics and performances of III–V nanowire broken-gap heterojunction TFETs using an efficient tight-binding mode-space NEGF model enabling million-atom nanowire simulations. *J. Phys. Condens. Matter* **30**, 254002 (2018).
37. Afzalian, A. & Ducry, F. Pushing the limits of ab-initio-NEGF transport using efficient dissipative mode-space algorithms for realistic simulations of low-dimensional semiconductors including their oxide interfaces. In *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 305–308 (IEEE, 2023).




Figure 1. **a**, Exfoliated $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ flakes transferred onto SiO_2/Si substrate. **b**, Patterned and etched $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars with a minimum gap distance of around 100 nm. **c**, Polystyrene (PS)-assisted wet transfer process to pick up the etched $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars from 90 nm SiO_2 substrate. **d**, $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contact bars transferred onto ML WSe_2 film on 90 nm SiO_2 substrates or 5 nm HfO_2 substrates. **e**, Fabricated ML WSe_2 FETs with $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contacts. **f**, NO annealed sample. **g**, False coloured scanning electron microscopy image of FETs. **h**, Cross-sectional HAADF-STEM image of a set of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs with different channel lengths for TLM extraction. **i**, Zoom-in image of one of the $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{ML WSe}_2$ contact bars. **j, k**, Atomic-resolution HAADF images taken along the [100] zone axis of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ (**j**) and WSe_2 (**k**). The [100] ML WSe_2 was misaligned 18° with respect to the [100] multilayer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$.




Figure 2. **a**, Transfer characteristics of a set of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FETs with different channel lengths. **b**, Transfer characteristics. **c**, Output characteristics of a representative $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FET with a channel length $L_{\text{ch}} = 200$ nm. **d**, Contact resistance versus carrier density, extracted from two different sets of TLM structures. **e**, Transfer characteristics of multiple $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted and Pd-contacted ML WSe_2 FETs. **f**, Total resistance versus channel length at $V_{\text{bg}} = -40$ V for various channel lengths from multiple 2D–2D contacted TLM structures. Data are presented as mean values \pm s.e.m., calculated from $n = 4$ (200 nm), 2 (400 nm), 3 (1000 nm) and 2 (2000 nm) independent devices, respectively. Each device corresponds to a separately fabricated transistor. The dashed line shows a linear fit to the mean values. The extracted contact resistance is $1943 \pm 20 \Omega \mu\text{m}^{-1}$.




Figure 3. **a**, Transfer characteristics of a representative $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ -contacted ML WSe_2 FET on a dielectric stack of 5-nm HfO_2 . **b**, Transfer characteristics of a representative BL WSe_2 FET with $L_{ch} = 100$ nm at different V_{ds} . **c**, Output characteristics of a representative BL WSe_2 FET with $L_{ch} = 100$ nm at different V_{bg} . **d**, Contact resistance versus carrier density benchmarking.






Figure 4. **a,b**, Different stacking orders of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{WSe}_2$ heterostructures: AA stacking (**a**) and AA' stacking (**b**). **c**, Schematic view of the device simulated in ATOMOS. **d,e**, DFT-computed energy-momentum dispersion and SBHs in the heterostructure supercell or slab of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ and WSe_2 with AA (**d**) and AA' stacking (**e**). **f**, Contact resistance versus carrier density for contact overlap length (L_{overlap}) = 5.7 nm with different stacking order. **g**, Contact resistance versus L_{overlap} for two carrier densities with AA stack. **h**, SBH of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{WSe}_2$ heterostructure for different layer number combinations of WSe_2 and $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$. **i**, Contact resistance versus carrier density for $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ contacts (simulated (Sim.) structure: three-layer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{ML WSe}_2$ with AA stacking; experimental (Exp.) structure: multilayer $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2/\text{ML WSe}_2$).




Extended Data Fig. 1 Transfer characteristics of mechanically exfoliated $\text{Nb}_x\text{W}_{1-x}\text{Se}_2$ flakes of varied composition with different thicknesses.

a, Schematic of $\text{Nb}_{x_1}\text{W}_{1-x_1}\text{Se}_2$ transistors, it had a near-zero Nb concentration, undetectable by EDX as described in the materials growth part of the Method section. **b-e**, Transfer characteristics of different $\text{Nb}_{x_1}\text{W}_{1-x_1}\text{Se}_2$ flake thickness. **f**, Schematic of $\text{Nb}_{0.03}\text{W}_{0.97}\text{Se}_2$ transistors. **g-j**, Transfer characteristics of different $\text{Nb}_{0.03}\text{W}_{0.97}\text{Se}_2$ flake thickness. **k**, Schematic of $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ transistors. **l-o**, Transfer characteristics of different $\text{Nb}_{0.3}\text{W}_{0.7}\text{Se}_2$ flake thickness.



Extended Data Fig. 2 Output characteristics of 2D/2D contacted ML FETs on 90 nm SiO₂ substrates.

a-d, four different 2D/2D contacted devices with a channel length of 200 nm. **e**, a 2D/2D contacted device with a channel length of 400 nm. **f** and **g**, two 2D/2D contacted devices with a channel length of 1 μm. **h**, a 2D/2D contacted device with a channel length of 2 μm.



Extended Data Fig. 3 DFT-NEGF-simulated spectral current (in absolute units), $|J(E)|$, along the transport direction (x) in the Nb_{0.3}W_{0.7}Se₂/WSe₂ heterostructure of Fig. 4c for different N_{A,WSe_2} doping concentrations in the WSe₂ bottom layer **a. $N_{A,WSe_2} = 3 \times 10^{12} \text{ cm}^{-2}$, **b**. $N_{A,WSe_2} = 6 \times 10^{12} \text{ cm}^{-2}$, and **c**. $N_{A,WSe_2} = 1.8 \times 10^{13} \text{ cm}^{-2}$.**

The valence band in the WSe₂ layer, E_{V,WSe_2} , as well as, the source Fermi level in the Nb_{0.3}W_{0.7}Se₂ metallic region (black dotted line), $E_{FS,metal}$, are also indicated. The x -distance between the end of the $E_{FS,metal}$ line and the E_{V,WSe_2} line in the vicinity of the source Fermi level $L_{t,SBH}$ is indicated with a blue arrow in **a**. $L_{t,SBH}$ represents an estimate of the carrier tunneling distance through the Schottky barrier. As N_{A,WSe_2} is increased, this distance is strongly reduced **b**, or vanishes **c**, that is, the carriers feel an increasingly transparent Schottky barrier when crossing from the edge of the metal layer to the WSe₂ layer. Finally, the position of the

neutrality level, $E_{N,\text{metal}}$, that is, the equilibrium DFT- Fermi-level moved by the self-consistent potential in the metal layer is also shown, as well as a schematic view of the device, with the top metal and bottom WSe₂ positions in the x-direction matching those of the spectral plot. $V_{\text{DS}} = -0.15$ V.