V-Ramp test and gate oxide screening under the "lucky" defect model

Kin P Cheung

National Institute of Standards & Technology, Gaithersburg, MD 20899 USA

Abstract: The persistent (after exhaustive wafer cleaning) extrinsic breakdown distribution of thick gate oxides requires an early breakdown mechanism that goes beyond the popular local thinning model to explain. The success of the 'Lucky" defect model in fulfilling this role deserves a further exploration of its implications. This work examines the implications of using the V-Ramp and the high-voltage screening methods to identify early failures. In this study, it is shown that the V-Ramp method fails to produce useful information about the oxide quality at operation voltages and that the high-field screening method fails to screen out early failures.

To ensure the reliability of power MOSFETs and to minimize early failures, the quality of the gate oxide is closely monitored during development. Time-dependent-dielectric-breakdown (TDDB) is a standard method for monitoring gate oxide quality. Fig.1 shows a typical SiO₂/SiC TDDB distribution. Similar distributions containing a long tail of extrinsic failures are often found in the literature for thick gate oxides [1-3].



Fig. 1 Weibull distribution of Time-Dependent-Dielectric-Breakdown (TDDB) test for 50 nm thick SiO_2 on SiC substrate. Extensive extrinsic failures are present even after exhaustive wafer cleaning improvements before oxide growth. (F is the failed fraction)

TDDB measurements involve a variety of accelerated stress fields and temperatures. To properly capture the extrinsic part of the breakdown distributions, each stress condition must have at least several hundred devices. Such tests are very time consuming and expensive. As a result, rapid tests such as voltage ramp (V-ramp) are often used instead [4-9]. The persistent extrinsic breakdown means significant early failures may occur for products in the field. To minimize these early failures, high-voltage screening is commonly employed to screen out the weak parts [10-12].

The key assumption for both the V-Ramp method and high-voltage screening method is that the degradation mechanism remains the same regardless of the stress field [4-8, 10, 11] and that the degradation is accumulative and additive. For intrinsic breakdowns, little contradictory evidence exists to refute these assumptions. For extrinsic breakdowns, these assumptions may or may not be satisfied. While extrinsic breakdowns are universally attributed to defects, what these defects are and how they lead to extrinsic breakdown is not well established.



Fig. 2 a. Illustration of the local thinning model. The gate oxide growth is suppressed at the spots where particulate or contamination exist, leading to a physically thinner region, b. The band diagram of the gate oxide under electrical stress field E showing the field at the local thinning spot, E' is higher than the rest of the device.

The local thinning model [13, 14] posits that defects are caused by particulates and/or contaminants, leading to a local reduction of oxide thickness. Fig. 2a illustrates the local thinning model and fig. 2b shows the associated change in electric field (*E*) at the local thinning spot. The higher field at the thin spot accelerates breakdown locally. For thicker oxides with weak area scaling (area-dependent breakdown lifetime), the result is early breakdown (extrinsic failure) for a given stress voltage.

Fig 2b suggests that while the local thin spot has higher field, the degradation mechanism remains the same (E or 1/E dependent) as the rest of the device. Thus, if the early failures are all due to local thinning,

the V-Ramp method and high-field screening are justified. However, in production technologies, extensive effort has been made to minimize extrinsic failures through cleaning improvements. Considering the considerable cleaning effort, it is difficult to link the remaining persistent extrinsic failures to local thinning due to particulates or contaminants. Using breakdown data with impressive statistics, Degraeve et al. showed that the local thinning model cannot explain the extrinsic failures [15]. The cleanliness independent persistent extrinsic failures [16] suggests the presence of a different failure mechanism [17]. In addition, the expected breakdown distribution from the local thinning model is bimodal because the effect of thinning on lifetime is dramatic, not the continuous distribution observed [1-3, 15, 16].

A "lucky" defect model was introduced more recently [18] and further refined [17] to explain the persistent extrinsic failures. In essence, point defects in the oxide film with the appropriate energy level and spatial location can lead to drastically shorter breakdown lifetime, or extrinsic failures. Unlike the local thinning model, the defect increases local current without a locally enhanced electric field.



Fig. 3 The band diagram of the "lucky" defect model for extrinsic breakdown. The defect band is assumed to be uniform throughout the thickness of the SiO₂ layer. X_T is the location of the "lucky" defect that produce the highest trapassisted-tunneling (TAT). X_T' is the distance of tunneling for the second step of the TAT. Φ_B is the conduction band offset between substrate and SiO₂. Broken line is the substrate Fermi level.

Fig. 3 shows the band diagram of the "lucky" defect model. Defects at energy 1.5 \pm 0.3 eV above the

electron injection energy level are found to drastically enhance Trap-Assisted-Tunneling (TAT) if they are at the right distance from the SiO₂ substrate interface [17]. With the higher current, the time to reach the critical-charge-to-breakdown (Q_{BD}) is drastically shorten for the local area, leading to extrinsic failure. This model successfully produced the observed breakdown distributions [1-3, 15, 16]. An example is shown in fig. 4 using the defect distribution of fig. 3 with a notably modest defect density of 1×10^8 /cm³. Note the similarity between fig. 4 and fig. 1.



Fig. 4 Simulated breakdown distribution using the band diagram of fig. 3. The defect density was 1×10^8 /cm³. The oxide was 50 nm thick. The substrate was silicon. The starting (defect-free) distribution has a characteristic breakdown down time of 1×10^5 seconds and a Weibull slope of 40.

As the defect must have both the appropriate energy level and the appropriate spatial location to be 'Lucky", different set of defects are responsible for the life-shortening effect under different stress field. Thus, the assumption of an invariant degradation mechanism is no longer true. As will be shown, the assumption that degradations are accumulative, and additive also fails.

To get a microscopic understanding of why V-Ramp and high-voltage screening won't work when extrinsic failures are due to "lucky" defects, we examine these processes more closely.



Fig. 5 a. Fowler-Nordheim (FN) tunneling current density as a function of applied voltage for a 50 nm thick oxide film, b. the calculated trap-assisted-tunneling (TAT) current density as a function of defect location for defects that matches the injection energy level for various stress fields, c. the current enhancement factor which is the TAT current normalized to the FN current, d. the peaky behavior of the enhancement factor as a function of defect location.

Fig. 5b shows the TAT current for a 50 nm thick gate oxide in a SiO₂/Si system under substrate injection conditions as a function of defect location (X_T) for different electric fields. As is well-known, the TAT current for any given stress field is strongly defect location dependent. The peak TAT current is higher for higher stress field. This may seem counter to the familiar knowledge that TAT is much more noticeable at lower stress field. This observation is because TAT is normally observed as a current increase from the pure Fowler-Nordheim (FN) level (fig. 5a). To make it clearer, the TAT current is normalized to the FN current to produce the current enhancement (fig. 5c). The enhancement at low field is indeed dramatically greater than at higher fields. To highlight the defect location sensitivity of TAT, the results in fig. 5c are replotted on a linear scale after normalizing the peak of each trace to the value of 1 (fig. 5d).

Let us first examine high-field screening. Fig. 6 shows the TAT band diagram for screening and operating conditions. Screening chooses the highest stress field (fig 6, left) to weed out the weak devices without harming the good devices. In the local thinning model, the defect associated with the weak devices is the same at both high and low field and screening should work. In the "lucky" defect model, defects associated with weak devices at low field are not the same defects associated with weak devices at high field. Screening removes devices with defects at spatial locations that have no/limited roles at low field and therefore have no effect on the extrinsic population at low field (fig. 6, right).



Fig. 6 Left panel: High-field screening applies a stress field that is high but not high enough to cause degradation. Under this condition, weak devices are those having 'lucky' defects at a location associated with that particular field. Right panel: under normal operation, the field is much lower and the defects that can cause early failures are at a location deeper into the oxide. The removal of weak devices at the screening field has no effect on the weak devices at the operating field. Thus, screening fails.

For a V-Ramp test, the voltage is ramped up from a low value to as high as it takes to break the device. The ramp rate is kept constant and relatively fast, so time spent at each stress field is short. However, in the 'lucky" defect model, each stress field has its own associated defects and therefore its own breakdown distribution (fig. 7). Here the lifetime has been assumed to be inversely proportional to tunneling current (an oversimplification). A short stress at low field would have almost no effect in changing the low field distribution. As the stress field increases, a different distribution is impacted because different defect locations will enable the TAT. Eventually, at very high stress fields, the short dwell time can break all devices. The "degradation" at each stress field has almost no relationship with the distributions at adjacent fields except at very high fields where overlapping defect locations occur (fig. 5d). So, at very high fields, some degree of accumulative and additive degradation can be claimed. At lower fields, this assumption is invalid. From the goal of monitoring extrinsic failures at the operation fields, V-Ramp fails.



Fig. 7 Simulated breakdown distributions for different stress field. The parameters are the same as in fig. 4. The lifetime is assumed to be inversely proportional to current. Lower field has lower current and therefore longer characteristic lifetime.

In summary, extrinsic failures due to local thinning can be effectively monitored by V-Ramp tests and screened by high-voltages. However, both methods will be ineffective for extrinsic failures due to "lucky" defects.

[1] Oussalah, S. and B. Djezzar, "Field Acceleration Model for TDDB: Still a Valid Tool to Study the Reliability of Thick SiO2-Based Dielectric Layers?" IEEE Trans. Electr. Dev. **54**(7): 1713(2007).

[2] Verweij, J. F. and J. H. Klootwijk, "Dielectric breakdown I: A review of oxide breakdown." Microelectronics Journal 27(7): 611(1996).

[3] Degraeve, R., Ogier, J. L. Bellens, R. Roussel, P. Groeseneken, G. Maes, H. E. "On the field dependence of intrinsic and extrinsic time-dependent dielectric breakdown." IEEE Int. Reliab. Phys. Symp., pp44, 1996.

[4] Solomon, P., Klein, N., Albert, M., "A statistical model for step and ramp voltage breakdown tests in thin insulators." Thin Solid Films **35**(3): 321-326(1976).

[5] Berman, A., "TIME-ZERO DIELECTRIC RELIABILITY TEST BY A RAMP METHOD." Int. Reliability Physics Symp: 204-209, 1981.

[6] Anolick, E. S. and L. Y. Chen, "APPLICATION OF STEP STRESS TO TIME DEPENDENT BREAKDOWN." Int. Reliability Physics Symp. 23-27, 1981.

[7] Aal, A., "Fast Prediction of Gate Oxide Reliability -Application Of The Cumulative Damage Principle For Transforming V-Ramp Breakdown Distributions Into TDDB Failure Distributions." IEEE Int. Integrated Reliability Workshop Final Report. p182, 2006. [8] Kerber, A., Pantisano, L., Veloso, A., Groeseneken, Guido, Kerber, M., "Reliability screening of high-k dielectrics based on voltage ramp stress." Microelectronics Reliability **47**: 513-517(2007).

[9] Lichtenwalner, D. J., B. Hull, E. Van Brunt, S. Sabri, D. A. Gajewski, D. Grider, S. Allen, J. W. Palmour, A. Akturk, J. McGarrity, "Reliability studies of SiC vertical power MOSFETs." IEEE International Reliability Physics Symposium (IRPS), 2B.2-1(2018).

[10] Anolick, E. S. and L. Y. Chen, "SCREENING OF TIME-DEPENDENT DIELECTRIC BREAKDOWNS." IEEE Int. Reliability Physics Symp. P238, 1982.,

[11] Lee, J., Chen, I. C., Holland, S., Fong, Y., Hu, C., "OXIDE DEFECT DENSITY, FAILURE RATE AND SCREEN YIELD." VLSI Technology Symp., p69, 1986.

[12] Berens, J. and T. Aichinger, "A straightforward electrical method to determine screening capability of GOX extrinsics in arbitrary, commercially available SiC MOSFETs." 2021 IEEE Int. Reliability Physics Symp. (IRPS). 978-1-7281-6893-7/21.

[13] Lee, J., Chen, I. C., Holland, S., Fong, Y., Hu, C. "OXIDE DEFECT DENSITY, FAILURE RATE AND SCREEN YIELD." VLSI Technol. Symp. Pp69, 1986.

[14] Schuegraf, K. and C. hu, "Effects of Temperature and Defects on Breakdown Lifetime of Thin SiO2 at Very Low Voltages." IEEE Trans. Electron Dev. **41**: 1227(1994).

[15] Degraeve, R., J. L. Ogier, R. Bellens, P. J. Roussel, G. Groeseneken, H. E. Maes, "A new model for the field dependence of intrinsic and extrinsic time-dependent dielectric breakdown." IEEE Trans. Electron Dev. **45**(2): 472-481(1998).

[16] Cheung, K. P., "SiC power MOSFET gate oxide breakdown reliability — Current status." IEEE Int. Reliability Phys. Symp. (IRPS). 2B.3-1, 2018.

[17] Cheung, K. P., "Thick gate oxide extrinsic breakdown – The potential role of neutral hydrogen atom." Power Electronic Devices and Components 4: 100024 (2023).

[18] Chbili, Z., Matsuda, A., Chbili, J., Ryan, J. T., Campbell, J. P., Lahbabi, M., Ioannou, D. E., Cheung, K. P., "Modeling Early Breakdown Failures of Gate Oxide in SiC Power MOSFETs." IEEE Trans. Electron Dev. **63**(9): 3605-3613(2016).