

# Physics-based Electro-thermal Saber Model Validation for 3.3 kV, 45 A 4H-SiC MOSFET in Medium Voltage Power Converters<sup>†</sup>

T. Duong<sup>1</sup>, A. Kumar<sup>2</sup>, J. M. Ortiz<sup>1</sup>, S. Bhattacharya<sup>2</sup>, V. Veliadis<sup>2</sup>, and B. C. Waltrip<sup>1</sup>

<sup>1</sup>Physical Measurement Laboratory, NIST, Gaithersburg, MD, USA, email: [tam.duong@nist.gov](mailto:tam.duong@nist.gov)

<sup>2</sup>Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA

**Abstract**— The purpose of this paper is to present a physics-based electro-thermal Saber®\* model validation for a new 3.3 kV, 45 A 4H-SiC MOSFET developed by Wolfspeed. In this paper, the validated results include output characteristics and inductive load turn-off switching for this device and the current-voltage, capacitance-voltage, reverse leakage, and reverse recovery characteristics for its intrinsic body diode. The validated models are then used to perform a simulation of a two-level three-phase voltage source inverter to evaluate the converter loss and the efficiency.

## I. INTRODUCTION

Silicon carbide (SiC) has emerged as a material of choice for the next generation of high-voltage power semiconductor devices. The primary advantage of the SiC material for power devices is that it has an order of magnitude higher breakdown electric field ( $2 \times 10^6$  V/cm to  $4 \times 10^6$  V/cm) and a higher temperature capability than conventional silicon materials [1]. Today, SiC Metal-Oxide Semiconductor Field-Effect Transistors (MOSFETs) have established wide-spread commercial acceptance in the low-voltage range (600 V to 1700 V) with a market that is growing exponentially. High-voltage (10 kV) SiC Junction Barrier Schottky (JBS) diodes have also recently been demonstrated as the anti-parallel diode for SiC MOSFETs in 10 kV, 100 A half-bridge modules, and these modules are being applied to demonstrate a 13.8 kV, 2.75 MVA Solid State Power Substation [2]. Although the 10 kV SiC devices represent a transformational technology, it is expected to take some time before such products appear on the market, largely due to the relative lack of maturity of the SiC MOSFETs. However, medium-voltage SiC MOSFETs could be employed sooner. The purpose of this paper is to present the physics-based electro-thermal model validations for the new single die 3.3 kV, 45 A 4H-SiC MOSFET, hereafter referred to as the device under test (DUT) developed by Wolfspeed [3] using a previously developed model [4] where the corresponding automated model parameter extraction tools [5, 6, 7] are used to determine the model parameters from measured data. The high voltage experiments were performed using well characterized experimental test systems [8, 9]. The Saber model of the DUT and its body diode is also used to simulate a two-level three-phase voltage source inverter (VSI) with balanced R-L load.

## II. SABER MODEL VALIDATION AND INVERTER SIMULATION RESULTS

### A. Saber Model Validation Results

Figs. 1, 2, and 3 show the 3.3 kV, 45 A SiC 4H-SiC MOSFET model (solid) compared with measured (dashed) output characteristics at 25 °C, 125 °C, and 175 °C, respectively.

Fig. 4 compares the measured (dashed) and simulated (solid) drain current and drain-source voltage waveforms for clamped inductive load switching at four different switching currents (i.e., 15 A, 25 A, 35 A, and 45 A) for the DUT at the clamped voltage of 2.5 kV, gate resistor of 24.7  $\Omega$  and MOSFET temperature of 25 °C. Fig. 5 compares the measured (dashed) and simulated (solid) drain current and drain-source voltage waveforms for clamped inductive load turn-off switching at different clamp voltages for the DUT at a switching current of 45 A, gate resistor of 24.7  $\Omega$ , and MOSFET temperature of 25 °C. Fig. 6 compares the measured (dashed) and simulated (solid) drain current and drain-source voltage waveforms for clamped inductive load turn-off switching at different gate resistor values for the DUT at a switching current of 45 A, clamp voltage of 2.5 kV, and MOSFET temperature of 25 °C.

Fig. 7 shows the comparison of measured (dashed) and simulated (solid) output characteristics over a temperature range from 25 °C to 175 °C for the body diode of the DUT. Fig. 8 shows the comparison of measured (dashed) and simulated (solid) junction capacitance at 25 °C for the body diode of a DUT. Figs. 9 and 10 show the comparison of measured (dashed) and simulated (solid) reverse blocking characteristics over a temperature range from 25 °C to 175 °C for the body diode of the DUT in logarithmic scale and linear scale, respectively. Figs. 11 and 12 show the comparison of measured (dashed) and simulated (solid) reverse recovery at 25 °C and 175 °C for three different di/dt (e.g. 40 A/ $\mu$ s, 80 A/ $\mu$ s, and 160 A/ $\mu$ s) for the body diode of the DUT.

### B. Inverter Simulation Results

Fig. 13 shows the simulation schematic for the two-level three-phase voltage source inverter enabled by using the validated DUT with balanced R-L load. The intrinsic body diodes of the MOSFETs are used as the anti-parallel diodes in the inverter simulation. Fig. 14 demonstrates that the validated

<sup>†</sup> Contribution of NIST, not subject to copyright. The devices discussed in this paper were produced by Cree Inc. \* Saber® mixed-technology system simulation software is a registered trademark of Synopsys®, Inc. Certain commercial products or materials have been identified to specify or describe the subject matter of this paper adequately. This does not imply recommendation or endorsement by the NIST, nor does it imply that the products are the best for the purpose.

model can be used to simulate the performance of a two-level three-phase voltage source inverter with balanced R-L load at dc bus voltage ( $V_{DC}$ ) of 2.5 kV, peak MOSFET current of 36 A, gate resistor of 25  $\Omega$ , and sine-triangle Pulse Width Modulation (PWM) switching frequency of 10 kHz. Fig. 14 shows the simulated three-phase line-to-line output voltage ( $V_{AB}$ ) and the phase currents (i.e., phase-A, phase-B, and phase-C, respectively) for a two-level three-phase VSI with balanced R-L load. It is assumed that all the six MOSFETs are mounted on the same heat sink, and their junction temperatures are equal. Figs. 13-15 show the simulation results at the junction temperature of 100 °C under the operation condition mentioned in Fig. 13. Fast Fourier Transform (FFT) of the line-to-line voltage  $V_{AB}$  and the phase current  $I_{phA}$  are plotted in Fig. 15 using the in-built FFT tool of Saber®. The switching harmonics are observed at 10 kHz and its integral multiples. Current and voltage waveform of the MOSFET M2 are plotted in Fig. 16. Overshoot in the MOSFET current is observed due to reverse recovery of the body diode. This overshoot in the current contributes to the additional losses in the MOSFET.

Junction temperatures of the MOSFETs in the practical voltage source inverter are typically maintained in the range of 75 °C to 125 °C based on the thermal dissipation capability of the heat sink. For a given power loss, a higher junction temperature allows for a lower size of the heat sink. The three-phase voltage source inverter is simulated for three junction temperatures 75 °C, 100 °C, and 125 °C at the operating conditions mentioned in Fig. 13. The simulation results are plotted in Fig. 17. Total loss in each of the MOSFETs is calculated by averaging the integration of the product of  $V_{DS}$  and  $I_D$  of the MOSFET over the 60 Hz cycle. Total power loss in the converter is determined by summing up the individual losses in all of the six MOSFETs. It should be noted here that this loss accounts also for the overshoots due to parasitic in the converter, the capacitive current and the reverse recovery effects of the body diodes at the given junction temperature. Fig. 17 shows that the best efficiency of 97.67 % is obtained at 100 °C. In this condition the heat sink must dissipate 1726 W of the power loss. Assuming the ambient temperature to be 50 °C, the required thermal resistance of the heat sink comes out to be 0.029 °C/W. The plot in Fig. 17 will vary, if different gate resistors are used for turn-on and turn-off of the MOSFETs. This simulation model provides a platform to optimize the converter losses by varying the gate resistor and the desired junction temperature.

## CONCLUSIONS

This paper demonstrates the validation of static and dynamic characteristics for a new 3.3 kV, 45 A 4H-SiC MOSFET developed by Wolfspeed in Saber® Circuit Simulator. The validation of static and dynamic characteristics for its anti-parallel diode are also presented. The performance of the validated model can be used in simulation of medium voltage converters such as a two-level three-phase VSI as presented in this paper. This physics-based model provides nearly accurate results considering the parasitic in the power converters and the junction temperature, which is difficult to

derive by analytical methods and other simulation models based on piecewise approximation. In practical medium voltage applications, typically multiple dies are paralleled to increase the current capacity of the power module. This physics-based model can be further used to investigate the effect of parasitics due to bond wires and the direct-bonded copper (DBC) layout involved in paralleling the dies to form a power module. The derived model of the power module can be further analyzed to estimate the efficiency of the converter in other widely used medium voltage power converter topology such as neutral point clamped (NPC), cascaded H-bridge (CHB) and modular multilevel converters (MMC).

## ACKNOWLEDGMENT

The authors are thankful to Wolfspeed, A Cree Company for providing the 3.3 kV, 45A SiC MOSFETs. The information, data, or work presented herein was funded in part by the Office of Energy Efficiency and Renewable Energy (EERE), U.S. Department of Energy, under Award Number DE-EE0006521 with North Carolina State University, PowerAmerica Institute. This work made use of Future Renewable Electric Energy Delivery and Management (FREEDM) Engineering Research Center (ERC) shared facilities supported by NSF under award no. EEC0812121.

## REFERENCES

- [1] A. R. Hefner Jr., R. Sei-Hyung, H. Brett, D. W. Berning, C. E. Hood, Ortiz-J. M. Rodriguez, A. Rivera-Lopez, T. Duong, A. Akuffo, M. Hernandez, "Recent Advances in High-Voltage, High-Frequency Silicon-Carbide Power Device," *Proceedings of the 2006 IEEE Industry Applications Society (IAS) Annual Meeting, October 08-12, 2006, Tampa, FL*, pp. 330-337. J. Clerk Maxwell, *A Treatise on Electricity and Magnetism*, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68-73.
- [2] A. R. Hefner Jr., "Performance Analysis of 10 kV, 100 A SiC Half-Bridge Power Modules," *Proceedings of the Government Microcircuit Applications and Critical Technology Conference (GOMACTech) 2008, March 17-20, 2008, Las Vegas, NV*, pp. 361-364.
- [3] A. Anurag, G. Gohil, S. Acharya, K. Han, K. Venchalapu, B. J. Baliga, S. Bhattacharya, E. VanBrunt, S. Sabri, B. Hull, and D. Grider, "Static and Dynamic Characterization of a 3.3 kV, 45 A 4H-SiC MOSFET," *Trans Tech Publications, Switzerland, Materials Science Forum, ISSN:1662-9752, Vol. 924, pp 739-742*.
- [4] T. R. McNutt, A. R. Hefner Jr., H. A. Mantooth, D. W. Berning, and S.-H. Ryu, "Silicon Carbide Power MOSFET Model and Parameter Extraction Sequence," *IEEE Transactions on Power Electronics, Vol. 22, No. 2, March 2007*, pp. 353-363.
- [5] T. Duong, A. R. Hefner Jr., and D. W. Berning, "Automated Parameter Extraction Software for High-Voltage, High-Frequency SiC Power MOSFETs," *Proceedings of the 2006 IEEE Workshop on Computers in Power Electronics (COMPEL), July 16-19, 2006, Troy, NY*, pp. 205-211.
- [6] A. R. Hefner Jr., and S. Bouche, "Automated parameter extraction software for advanced IGBT modeling," *Computers in Power Electronics, 2000. COMPEL 2000. The 7th Workshop on 16-18 July 2000*, pp. 10-18.
- [7] N. Yang, T. Duong, J.-O. Jeong, A. R. Hefner Jr., and K. Meehan, "Automated Parameter Extraction Software for Silicon and High-Voltage Silicon Carbide Power Diodes," *in the IEEE COMPEL 2010, at the University of Colorado, Boulder, Colorado, June 28-30, 2010*.
- [8] P. Ralston, T. Duong, N. Yang, D. Berning, C. Hood, A. Hefner, and K. Meehan, "High-voltage capacitance measurement system for SiC power MOSFETs," *in Energy Conversion Congress and Exposition, 2009. ECCE, pp. 1472-1479*.
- [9] D. Berning, A. Hefner, J.M. Ortiz-Rodríguez, C. Hood, and A. Rivera "Generalized Test Bed for High-Voltage, High-Power SiC Device Characterization," *in Recs. of IAS IEEE Ind. Apps. Conf., vol. 1. Tampa, FL, October 2006*, pp. 338-345.




Fig. 1. Comparison of measured (dashed) and simulated output characteristics of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C.




Fig. 2. Comparison of measured (dashed) and simulated output characteristics of a 3.3 kV, 45 A 4H-SiC MOSFET at 125 °C.




Fig. 3. Comparison of measured (dashed) and simulated output characteristics of a 3.3 kV, 45 A 4H-SiC MOSFET at 175 °C.




Fig. 4. Measured (dashed) and simulated (solid) drain current and drain-source voltage waveforms for clamped inductive load turn-off switching at different drain currents for a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C.




Fig. 5. Measured (dashed) and simulated (solid) drain current and drain-source voltage waveforms for clamped inductive load turn-off switching at different drain-source voltages for a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C.




Fig. 6. Comparison of measured (dashed) and simulated (solid) clamped inductive load turn-off waveforms at 25 °C and different gate resistors for a 3.3 kV, 45 A 4H-SiC MOSFET.




Fig. 7. Comparison of measured (dashed) and simulated output characteristics for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C, 75 °C, 125 °C, and 175 °C.




Fig. 8. Comparison of measured (blue dashed) and simulated (orange solid) junction capacitance for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C.




Fig. 9. Comparison of measured (dashed) and simulated (solid) reverse-biased leakage for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C, 75 °C, 125 °C, and 175 °C.

In this paper, the primary uncertainties of the measurements are based on commercial oscilloscopes probes. Due to the requirements for probe compensation, it is safe to specify that uncertainties in our measurements are within  $\pm 10\%$ .




Fig. 10. Comparison of measured (dashed) and simulated (solid) reverse-biased leakage for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C, 75 °C, 125 °C, and 175 °C.




Fig. 11. Comparison of measured (dashed) and simulated (solid) reverse recovery for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 25 °C.




Fig. 12. Comparison of measured (dashed) and simulated (solid) reverse recovery for the body diode of a 3.3 kV, 45 A 4H-SiC MOSFET at 175 °C.




Fig. 13. Simulation schematic for the two-level three-phase voltage source inverter enabled by 3.3 kV, 45 A SiC MOSFETs with balanced R-L load. The intrinsic body diodes of the MOSFETs are used as the anti-parallel diodes in the simulation.  $V_{DC}$ : 2500 V,  $C_{dc}$ : 300  $\mu$ F, dead time: 5  $\mu$ s, PWM: sine-triangle PWM, fundamental frequency: 60 Hz, switching frequency: 10 kHz, modulation index: 0.95,  $R_a = 55 \Omega$ ,  $L_a = 40$  mH, winding resistance of  $L_a$ : 2  $\Omega$ , parasitic capacitance of  $L_a$ : 100 pF, gate voltage drive: +15V/-5V, gate resistor  $R_G$ : 25  $\Omega$ , M1-M6: 3.3kV, 45A SiC MOSFET.




Fig. 14. Simulation results: line-to-line voltage and phase-A load current waveform of the two-level three-phase voltage source inverter with balanced R-L load at  $V_{dc}$  of 2.5 kV, peak MOSFET current of 36 A, gate resistor of 25  $\Omega$ , switching frequency of 10 kHz, and the junction temperature of 100 °C using the validated Saber model of a 3.3 kV, 45 A 4H-SiC MOSFET.  $V_{L-L}$  (RMS): 1737 V,  $I_L$  (RMS): 24.1A, Output power: 72.5 kVA, Power factor: 0.97.




Fig. 15. Simulation results: FFT waveform of the line-to-line voltage and load current of the two-level three-phase voltage converter with the same operating condition mentioned in Fig. 13 and the junction temperature of 100 °C.




Fig. 16. Simulation results: drain current and drain-to-source voltage waveform of the MOSFET M2 in the two-level three-phase voltage converter with the same operating condition mentioned in Fig. 13 and the junction temperature of 100 °C.




Fig. 17. Simulation results: Plot of the total converter loss and the efficiency at the junction temperatures: 75 °C, 100 °C and 125 °C in the two-level three-phase voltage source inverter at the operating conditions mentioned in Fig. 13.  $V_{L-L}$  (RMS): 1737 V,  $I_L$  (RMS): 24.1A, Output power: 72.5 kVA, Power factor: 0.97.