

**NIST GCR 11-949**

**Representation of functional networks in STEP AP210  
with application to SPICE circuit simulation**

*James Stori  
SFM Technology, Inc.,*

*This publication was produced as part of contract SB134105-Z0023010248 with the National Institute of Standards and Technology. The contents of this publication do not necessarily reflect the views or policies of the National Institute of Standards and Technology or the US Government.*

**NIST GCR 11-949**

**Representation of functional networks in STEP AP210  
with application to SPICE circuit simulation**

Prepared for

*U.S. Department of Commerce*

*Information Technology Laboratory*

*National Institute of Standards and Technology*

*Gaithersburg, MD 20899-XXXX*

By

James Stori

***SFM Technology, Inc.,***

November, 2011



U.S. Department of Commerce

*John Bryson, Secretary*

National Institute of Standards and Technology

*Patrick D. Gallagher, Director*

# Representation of functional networks in STEP AP210 with application to SPICE circuit simulation

STEP AP210 (ISO 10303-210) supports a comprehensive functional network model representation. SPICE (Simulation Program with Integrated Circuit Emphasis) is a general purpose, industry standard, analog electronic circuit simulation. Originally developed at the University of California, Berkeley in the 1970s,<sup>1,2</sup> SPICE has evolved into a de-facto standard for analog circuit simulation with several prominent variants, both open source and commercial, including SPICE3 from UC Berkeley<sup>3</sup>, PSPICE<sup>4</sup> (now owned by Cadence), HSPICE<sup>5</sup> (now owned by Synopsys), and LTspice<sup>6</sup> from Linear Technology.

This document provides an overview of the functional network representation in AP210 at both the ARM (application reference model) and MIM (module integration model) levels, and proposes a recommended practice for bi-directional mapping between a SPICE circuit representation and an AP210 functional network representation.

## Notation

In the discussion that follows, ARM application objects will be written with the leading character capitalized (i.e. Functional\_unit), while MIM entities will be written in all lower case (component\_functional\_unit).

## Overview of the AP210 Functional Network Model

The top-level ARM AOs and relationships involved in the definition of a functional network are described in Figure 1, below. A Functional\_unit\_network\_definition is a description of a version (Functional\_version) of a product (Functional\_product) through a network-based representation. A Functional\_unit\_network\_definition consists of a series of network nodes (Functional\_unit\_network\_node\_definition) that reference the Functional\_unit\_network\_definition. A network definition is required to have a usage view (Functional\_unit\_usage\_view), which defines the externally visible interface of an instance (Functional\_unit) of the functional product. Typically, a subset of the nodes of a network definition will be mapped to nodes (Functional\_unit\_usage\_view\_terminal\_definition) in the usage view. The terminal definition represents an individual signal of a usage view. Most commonly, the terminal definition will be of the subtype Scalar\_terminal\_definition, and the signal\_name attribute will be the known identifier for the terminal. A top-level network representation is composed of instances of either other networks or base network elements interconnected through the nodes of the network. Each instance that is used to compose the

---

<sup>1</sup> Nagel, L. W., and Pederson, D. O., *SPICE (Simulation Program with Integrated Circuit Emphasis)*, Memorandum No. ERL-M382, University of California, Berkeley, Apr. 1973

<sup>2</sup> Nagel, Laurence W., *SPICE2: A Computer Program to Simulate Semiconductor Circuits*, Memorandum No. ERL-M520, University of California, Berkeley, May 1975

<sup>3</sup> <http://bwrc.eecs.berkeley.edu/classes/icbook/spice/>

<sup>4</sup> [http://www.cadence.com/products/orcad/pspice\\_simulation/pages/default.aspx](http://www.cadence.com/products/orcad/pspice_simulation/pages/default.aspx)

<sup>5</sup> <http://www.synopsys.com/Tools/Verification/AMSVVerification/CircuitSimulation/HSPICE/Pages/default.aspx>

<sup>6</sup> <http://www.linear.com/designtools/software/>

network definition is a Functional\_unit, regardless of whether it is itself a network definition, or a base network element. Each node in the network will be connected to at least one terminal (Functional\_unit\_terminal) of a Functional\_unit through a Functional\_unit\_terminal\_node\_assignment.

The key ARM application objects and relationships relevant for the description of a Functional\_unit are detailed in Figure 2. A Functional\_unit is an instance, or occurrence, of a functional product, whose interface is provided through its usage view. The Functional\_unit is 'defined by' a Functional\_unit\_usage view. Each Functional\_unit will have a Functional\_unit\_terminal for each terminal definition in the usage view, and must directly reference the corresponding Functional\_unit\_usage\_view\_terminal\_definition.

Very commonly, parametric data must be associated with either a Functional\_product or an individual instance of a functional product, a Functional\_unit. A Model\_parameter is used to represent the underlying parameter or variable. A specific value may be assigned to the model parameter and associated with either the Functional\_product or Functional\_unit through a Parameter\_assignment, as shown in Figure 2. It is also possible for a specific value to be assigned to the parameter by the Functional\_product, and then overridden by a specific Functional\_unit. In this case, the Parameter\_assignment\_override should be employed. Groupings and associations among model parameters and functional products can be achieved through a Class\_with\_attributes. As will be discussed below, the recommended practice for the SPICE representation will employ this mechanism in the representation of SPICE circuit elements and models.

A particular type of polarized capacitor, for example, may be a recurring element in a circuit network. This polarized capacitor would be a functional product. Its usage view would have two terminals, identified as the 'anode' and 'cathode'. Each instance of this type of capacitor would be a Functional\_unit. At the discretion of the modeling application and context, characteristics of the functional model, such as the equivalent series resistance, equivalent series inductance, nominal capacitance, etc., might be associated with either the Functional\_unit, the Functional\_product, or both (a common value associated with the Functional\_product, and selectively overridden by the Functional\_unit in specific cases).

The MIM mapping of the key ARM AOs and relationships in the functional network model representation are detailed in Figures 3 and 4. In these figures, the mapped ARM AO is selectively provided in blue to aid in the interpretation of the mapping. With reference to Figure 3, note that both the Functional\_unit\_usage\_view and the Functional\_unit\_network\_definition both map to the MIM entity functional\_unit. The name attribute of the associated product\_definition\_context ('functional design usage' and 'functional network design', respectively, may be used to identify the two AO concepts, as may the directionality of the product\_definition\_relationship (with name 'design usage') that relates the two. The Functional\_product maps to a MIM product entity, with the associated product\_context and product\_related\_product\_category attributes outlined in the figure. Certain aspects of the terminology in the ARM to MIM mapping may lead to confusion. Particularly noteworthy is that the ARM AO Functional\_unit\_definition (either network definition or usage view) maps to the MIM entity functional\_unit, while the ARM Functional\_unit (instance of a Functional\_unit\_definition) maps to the MIM component\_functional\_unit.

The remaining AP210 concepts needed to support the mapping and representation of a functional network will be discussed below in the specific context of the SPICE circuit network representation. A representative example will be used throughout the discussion to illustrate the concepts and mappings.

Due to its position as a leading freely available implementation of SPICE, LTspice IV has been used for the examples and proof-of-concept JAVA implementation of the bi-directional SPICE<->AP210 mapping. However, the illustrated concepts and examples should be readily transferable to alternate SPICE implementations with minor modification.

## SPICE circuit

Figure 5 contains both a schematic and netlist representation of a SPICE circuit provided with the LTspice IV installation. As this recommended practice is limited in scope to the functional network only, the netlist representation shall serve as the interface to the SPICE circuit. This particular network consists of 5 nodes and 8 circuit elements interconnecting the nodes. Circuit elements are instances of functional building blocks of the simulated circuit such as resistors, capacitors, diodes, transistors. The specific set of circuit elements may vary among SPICE implementations. The nodes are identified by unique string identifiers within a circuit. All SPICE circuits have an explicit ground node named '0'. This circuit has 4 additional nodes, with string identifiers 'N001', 'N002', 'N003', and 'N004'. The top-level SPICE circuit is represented by a `functional_unit` (`Functional_unit_network_definition`). Each of the network nodes will be represented as a `network_node_definition` (`Functional_unit_network_node_definition`) whose `id` attribute stores the string identifier of the SPICE node reference. All nodes of a top-level SPICE circuit may be monitored or interrogated by the end-user during a simulation. For this reason, the usage view of the circuit representation will contain all of the nodes in the network definition. The AP210 representation enables explicit management of versions of circuit models through the `Functional_version` and `Functional_product` AOs. There is no corresponding formal mechanism for configuration management within the SPICE representation.

## SPICE circuit element

Each of the individual circuit elements will map to a `Functional_unit` (`component_functional_unit`) in the AP210 model. Each circuit element is an instance of an underlying SPICE model element, typically with one or more parameter values explicitly specified. Circuit elements may or may not include a reference to a separate `.model` declaration which enables grouping and reuse of parameter values associated with a common element. The syntax of a SPICE element includes the instance identifier and sequence dependent references to the network nodes for the terminals of the element, followed by the parameters prescribed to the element. The leading letter of the instance identifier determines the underlying model reference.

For example, the syntax of the inductor element (from the LTspice users guide) is given as follows:

```
Syntax: Lxxx n+ n- <inductance> [ic=<value>]
+ [Rser=<value>] [Rpar=<value>]
+ [Cpar=<value>] [m=<value>] [temp=<value>]
```

In the above, values in brackets are optional. Element L4 in Figure 5 is an instance of an inductor between nodes 'N003' and ground ('0') represented as follows:

```
L4 N003 0 1mH Rser=100
```

L4 has an inductance of 1mH, and one of the optional parameter values (Rser) is provided. In the AP210 functional representation, an individual circuit element instance such as L4 is a Functional\_unit (component\_functional\_unit) which is an instance of a functional product. The recommended practice for representation of SPICE circuit elements in AP210 is to create a functional product for each SPICE model that is to be used in the circuit. This functional product will have a series of model parameters to which specific values can be assigned. With reference to Figure 2, specific values can be assigned to a model parameter at either the level of the functional product or the instance (Functional\_unit). In the case of a SPICE element that does not have a .model reference, all parameters associated with the specific circuit element instance will be populated through a Parameter\_assignment of the functional\_property aggregate of the Functional\_unit.

Although units are implicit in the SPICE netlist, all parameter values are to be populated with explicit units in the AP210 representation. Additionally, it is recommended that model parameters be explicitly associated with their respective Functional\_product. As shown in Figure 2, the Class\_with\_attributes can be used as a grouping mechanism for this purpose. Each model parameter will be directly related to this Class\_with\_attributes through a Classification\_attribute.

In the case of the inductor, a Functional\_product would be created for the SPICE inductor model, as well as a corresponding Class\_with\_attributes. Each of the parameters for the specific model, including the inductance value, equivalent series and parallel resistance values (Rser, Rpar), etc. would be represented as a Model\_parameter associated with the Class\_with\_attributes. Figure 6 details both the ARM AOs and relationships and corresponding MIM mappings for these concepts.

The model parameter is only meaningful in the context of the specific simulation implementation in which it is defined. For this reason, the model parameters should provide a reference to the external system in which they are applied. The reference\_document derived attribute on the Model\_parameter is used to access this external reference document. Figure 6 shows the ARM AOs and MIM entities appropriate for providing a reference to an external digital document that may be accessed through a URL. The External\_source\_identification (applied\_external\_identification\_assignment) provides an external reference for a Digital\_document\_definition. The identification\_role identifies the protocol for interpreting the external\_source, in this case, a URL, while the source\_id attribute contains the specific URL. In the context of a LTspice model, it would be appropriate to explicitly reference the current version of the user's guide in which the model parameters are based. It is also recommended that the same referenced digital document be associated with the characterized\_class (Class\_with\_attributes).

Figure 7 details the ARM application objects and relationships used in the representation of a Parameter\_assignment. The Numerical\_item\_with\_unit contains an explicit declaration of the unit of the represented value, which may be a fundamental unit subtype such as a Time\_Unit or a Derived\_unit composed of multiple Derived\_unit\_element. Figures 8 and 9 contain the corresponding MIM mapping

of the concepts relevant in the expression of parametric data, and its relationship to the functional model. With reference to Figure 8, note that a single `parameter_assignment` entity serves as both the `Parameter_assignment` and the `Representation` application objects from the ARM.

In the top portion of Figure 8, a `parameter_assignment` is associated with a `component_functional_unit` (`Functional_unit`). In Figure 9, a `parameter_assignment` is associated with a `product` (`Functional_product`) through a `product_specific_parameter_value_assignment`. In the event that a parameter value is assigned to a model parameter for a `functional_product`, and then overridden by another parameter value associated with a specific `component_functional_unit`, a `parameter_assignment_override` would be employed. In the recommended practice for SPICE model representation, this will not happen, as parameters values are associated with either the `component_functional_unit` or the `functional_product`, but not both.

The MIM type hierarchy involved in the expression of measure values and units is somewhat involved. The `representation_item` corresponding to a `Numerical_item_with_unit` will be a complex of a `measure_representation_item` and a `measure_with_unit`. If the measure corresponds to an available subtype of `measure_with_unit`, such as `time_measure_with_unit` in the example of Figure 8, this more specific subtype should be used (i.e. `measure_representation_item+time_measure_with_unit`). A similar concept applies to the representation of units. The SPICE parameters are expressed in either base SI units or derived SI units. Figures 8 and 9 illustrate both cases. In the event of a base SI unit, a complex of `si_unit` with the specific subtype representing the unit of measure (i.e. `electric_current_unit` or `time_unit`) should be populated. Figure 9 illustrates a complete example of the population of a parameter value expressed in a derived SI unit (in this case V/deg. C) associated with a `model_parameter` and a `product` (`Functional_product`).

## SPICE .model

Certain circuit elements have many parameters. These elements require a reference to a `.model` declaration where a set of common parameter values are prescribed. Consider the JFET transistor model whose syntax is as follows:

```
Syntax: Jxxx D G S <model> [area] [off] [IC=Vds, Vgs] [temp=T]
```

The transistor has three terminals identified by their specification sequence. The `<model>` entry represents a reference to a `.model` declaration, which is required. The remaining bracketed entries are optionally specified parameters.

An example taken from the circuit of Figure 5 is JFET transistor J1, and the corresponding `.model` 2N5484. The netlist representation is as follows:

```
J1 N001 N002 N003 2N5484
...
.model 2N5484 NJF(Is=.25p Alpha=1e-4 Vk=80 Vto=-1.5 Vtctc=-3m Beta=3.0m
Lambda=10m Betatce=-.5 Rd=10 Rs=10 Cgs=4p Cgd=4p Kf=3e-17 mfg=Siliconix)
```

In this particular example, all of the parameter are specified through the .model reference. For circuit elements with a required .model reference, the recommended practice is that the .model be populated as a Functional\_product, and with Parameter\_assignment for each of the parameter values provided in the .model declaration. The recommended population for the key model identification strings is as follows: The .id attribute contains the identifier of the model (2N5484) while the .name attribute contains the explicit model identifier (NJF). Finally, the associated Class\_with\_attributes (characterized\_class) stores the circuit element type 'J' as its id. The individual circuit element J1 is then a Functional\_unit (component\_functional\_unit) referencing the usage view of this functional product. If any of the optional parameter values had been specified for element J1, each would be populated through a parameter\_assignment associated with the component\_functional\_unit. Figure 9 illustrates the population of the Vtotc parameter of the 2N5484 model. The AP210 functional model representation enables formal declaration of the model parameters, explicit support for units, and re-use through the Functional\_product concept.

## SPICE .subck

A .subck declaration enables the definition of a reusable circuit element. Multiple instances of a subcircuit can be referenced in a single circuit, and subcircuits can be declared within other subcircuits to arbitrary degrees of complexity. A subcircuit maps to a Functional\_unit\_network\_definition. In the AP210 representation, there is no conceptual difference between a top-level circuit network definition, and a reusable network definition corresponding to a subcircuit. The AP210 functional model has the benefit of formalizing the notion of the interface to a functional unit definition through the usage view. Unlike the top-level network definition, a subcircuit has an implicit interface which is that subset of the nodes of the subcircuit named in the .subck declaration. As in the other circuit elements, the subcircuit element (X) relies on the sequence of the node references to map to the interface nodes of the subcircuit. A simple example of a subcircuit declaration (from the LTspice users guide) is provided below:

```
*
* This is the circuit definition
X1 a b 0 divider
V1 a 0 10
C2 N004 0 50p
C3 N003 0 750p
X2 N003 b N004 divider
* this is the definition of the subcircuit
.subckt divider x1 x2 x3
r1 x1 x2 2k
r2 x2 x3 2k
.ends
.tran 3μ
.end
```

In the above, example, the subcircuit 'divider' is populated as a Functional\_product (product) with both a Functional\_unit\_network\_definition and Functional\_unit\_usage\_view (each a functional\_unit). The network definition contains three nodes (network\_node\_definition) In this case all three nodes of the subcircuit network are exposed to the subcircuit interface, so the usage view contains these same three



nodes. The two resistors within the subcircuit are each a Functional\_unit (component\_functional\_unit) of a common resistor model. The terminals of these resistor instances are associated with the nodes of the subcircuit, and are not visible to the top-level circuit network representation. 'X1' is a subcircuit element – an instance of the divider subcircuit. The terminals of the X1 subcircuit element are mapped to the corresponding nodes in the interface of the divider declaration based on their sequence (a->x1, b->x2, 0->x3). In the AP210 functional representation, X1 will be populated as a Functional\_unit (component\_functional\_unit) referencing the usage view of the divider subcircuit. X1 will have three Functional\_unit\_terminals (component\_functional\_terminal) each associated with a corresponding terminal (Scalar\_terminal\_definition) in the usage view of the Functional\_product corresponding to the subcircuit.

### Simulator Directives (Dot Commands)

In addition to the definition of a circuit network, consisting of the declaration of circuit elements, SPICE models, and subcircuits as discussed above, the SPICE netlist representation will typically include a variety of simulator directives that specify the type of analysis to be performed as well as a variety of details concerning the simulation execution. As these directives do not contribute to the circuit topology, they are not included in the AP210 functional model representation.

### Case Study and Validation

To validate and demonstrate the proposed bi-directional mapping, a prototype implementation has been developed in JAVA based on the JSDAI<sup>7</sup> library for manipulating EXPRESS data models. The JAVA implementation supports a subset of the most common LTspice IV circuit elements and parameters, and may be readily extended to support other SPICE implementations and models. The JAVA implementation parses the original SPICE circuit and populates an internal Java representation of the SPICE network, circuit elements, and models. This SPICE network is then mapped to the corresponding AP210 representation and written out as a Part 21 physical file. The process is then repeated in the inverse direction with the AP210 model of the functional network read and converted to the corresponding SPICE model. The equivalence of the input and output SPICE networks has been verified by using both to drive the simulation, and comparing waveforms of representative traces from each.


To support round-trip verification of the implementation, simulator directives are extracted from the input netlist and appended to the output netlist – a comment to this effect is included in the output netlist files indicating the start of the appended dot directives. These directives are not persisted in the AP210 functional model. All other data, including the complete circuit representation including all parametric and model details in the output files has been extracted directly from the AP210 functional representation.

Four representative example circuits, provided with the LTspice IV installation have been used to validate and demonstrate the bi-directional mapping. These examples contain a wide variety of circuit elements, models, and parameter representations. The SPICE netlists generated from the AP210 functional network models for these representative circuits are contained in the Appendix. The original


---

<sup>7</sup> <http://www.jsdai.net/>


netlists, along with the generated AP210 functional models, and corresponding output netlists are provided in the demo files directory of the prototype bi-directional SPICE<->functional network JAVA / JSDAI implementation.




**Figure 1. Top-level ARM application objects in the definition of a functional network.**




**Figure 2. Top-level ARM application objects in the description of a Functional\_unit.**



**Figure 3. MIM mapping of AOs related to the Functional\_product and Functional\_unit\_definition.**



**Figure 4. MIM mapping of AOs related to the Functional\_unit and Functional\_unit\_network\_definition.**




```

* Clapp.net extracted from C:\Program Files
(x86)\LTC\LTspiceIV\examples\Educational\Clapp.asc
J1 N001 N002 N003 2N5484
V1 N001 0 10.
L4 N003 0 1mH Rser=100
C1 N002 N003 750p
C2 N004 0 50p
C3 N003 0 750p
L1 N002 N004 100µ
D2 0 N002 1N4148
.model 1N4148 D(Is=2.52n Rs=.568 N=1.752 Cjo=4p M=.4 tt=20n Iave=200m Vpk=75
mfg=OnSemi type=silicon)
.model 2N5484 NJF(Is=.25p Alpha=1e-4 Vk=80 Vto=-1.5 Vtotc=-3m Beta=3.0m
Lambda=10m Betatce=-.5 Rd=10 Rs=10 Cgs=4p Cgd=4p Kf=3e-17 mfg=Siliconix)
.model NJF NJF
.model PJF PJF
.tran 250µ startup
.options method=trap
* This example schematic is supplied for informational/educational purposes
only.
.backanno
.end

```

**Figure 5. A representative network (Clapp.asc) provided with the LTspice IV installation to illustrate the representation and mapping concepts.**



**Figure 6. ARM AOs (top) and corresponding MIM mappings (below) for the grouping and association of model parameters.**






Figure 7. ARM AOs and relationships involved in the representation of a **Parameter\_assignment**.




Figure 8. MIM mapping of Parameter\_assignment and Numerical\_item\_with\_unit.





Figure 9. A representative parameter\_assignment with a derived\_unit associated with a product.


## APPENDIX A: Representative SPICE netlists generated from AP210 functional models.



**Figure A1.** The LTSpice netlist generated from the MC168.stp test case. The corresponding schematic is provided for reference.

\* LTSpiceIV Netlist Generated from AP210 file: butter.stp

```
C1 N001 0 0.3396
C10 OUT2 0 0.3903
C11 N009 0 0.4714
C12 N010 N009 0.8103
C13 N011 0 1.526
C14 N012 N011 0.8103
C15 OUT3 0 0.4714
C16 N013 0 0.6177
C17 N014 N013 0.6177
C18 N015 0 2
C19 N016 N015 0.6177
C2 N002 N001 1.125
C20 OUT4 0 0.6177
C3 N003 0 1.099
C4 N004 N003 1.125
C5 OUT1 0 0.3396
C6 N005 0 0.3903
C7 N006 N005 0.9785
C8 N007 0 1.263
C9 N008 N007 0.9785
I1 0 N001 1 AC=1
I2 0 N005 1 AC=1
I3 0 N009 1 AC=1
I4 0 N013 1 AC=1
L1 N001 0 2.945
L10 OUT2 0 2.562
L11 N009 0 2.1213
L12 N010 N011 1.234
L13 N011 0 0.6553
L14 N012 OUT3 1.234
L15 OUT3 0 2.1213
L16 N013 0 1.617
L17 N014 N015 1.617
L18 N015 0 0.5
L19 N016 OUT4 1.617
L2 N002 N003 0.889
L20 OUT4 0 1.617
L3 N003 0 0.9099
L4 N004 OUT1 0.889
L5 OUT1 0 2.945
L6 N005 0 2.562
L7 N006 N007 1.022
L8 N007 0 0.7918
L9 N008 OUT2 1.022
R1 N001 0 1
R2 OUT1 0 1
R3 N005 0 1
R4 OUT2 0 1
R5 N009 0 1
R6 OUT3 0 1
R7 N013 0 1
R8 OUT4 0 1
* Appended dot commands extracted from input file.
.ac oct 50 .01 3
.backanno
.end
```



**Figure A2.** The LTSpice netlist generated from the butter.stp test case. The corresponding schematic is provided for reference.

```
* LTSpiceIV Netlist Generated from AP210 file: Clapp.stp
C1 N002 N003 750p
C2 N004 0 50p
C3 N003 0 750p
D2 0 N002 1N4148
J1 N001 N002 N003 2N5484
L1 N002 N004 100μ
L4 N003 0 1m Rser=100
V1 N001 0 10
.model 1N4148 D(Cjo=4p Iave=200m Is=2.52n M=0.4 N=1.752 Rs=0.568 Vpk=75 tt=20n )
.model 2N5484 NJF(Alpha=0.0001 Beta=3m Betatc=-0.5 Cgd=4p Cgs=4p Is=0.25p Kf=0
Lambda=10m Rd=10 Rs=10 Vk=80 Vto=-1.5 Vtotc=-3m )
* Appended dot commands extracted from input file.
.tran 250μ startup
.options method=trap
.backanno
.end
```

```
* LTSpiceIV Netlist Generated from AP210 file: divider_with_subckt.stp
C2 N004 0 50p
C3 N003 0 750p
V1 a 0 10
X1 a b 0 divider
X2 N003 b N004 divider
.subckt divider x1 x2 x3
r1 x1 x2 2k
r2 x2 x3 2k
.ends
* Appended dot commands extracted from input file.
.tran 3μ
.end
```

**Figure A3. The LTSpice netlists generated from the Clapp.stp and divider\_with\_subckt.stp test cases (see Figure 5 for the Clapp schematic).**