Co-Sputtered Amorphous $Nb_x Si_{1-x}$ Barriers for Josephson-Junction Circuits

Burm Baek, Paul D. Dresselhaus, and Samuel P. Benz, Senior Member, IEEE

Abstract—Co-sputtered amorphous Nb_xSi_{1-x} has been developed as a barrier material for Josephson-junction array circuits. This material is quite promising as a normal-metal barrier for state-of-the-art Josephson voltage standards. In addition, the capability of tuning the barrier resistivity over a wide range that includes the metal-insulator transition could lead to applications in high-speed superconductive electronics. The electrical characteristics and uniformity of amorphous Nb_xSi_{1-x}-barrier junctions are similar to those of other normal-metal barriers, but the superior etching properties makes this barrier material especially promising for tall, stacked junctions that are required for high-junction-density applications. Under appropriate deposition conditions, the reproducibility of devices with co-sputtered amorphous Nb_xSi_{1-x} is sufficient to produce high-quality stacked-junction superconductive devices.

Index Terms—Amorphous alloy, Josephson arrays, metal-insulator transition, superconducting devices, thin-film devices.

I. INTRODUCTION

OSEPHSON junctions with normal-metal barriers have become the predominant devices for dc programmable and ac Josephson voltage standards [1]–[4]. Their main advantage is that the intrinsic shunt of these superconductor-normal metal-superconductor (SNS) junctions makes them nonhyswhereas superconductor-insulator-superconductor teretic, (SIS) junctions require external shunt resistors, which are a large drawback for complex designs. However, SNS Josephson junctions have a relatively lower characteristic voltage than SIS junctions due to the low resistivity of the normal-metal barrier. For internally shunted, high-speed applications, superconductor-insulator-normal metal-insulator-superconductor (SINIS) junctions have also been successfully demonstrated [5]. There has also been research to make high-speed, nonhysteretic junctions with high-resistance barriers using reactive sputtering deposition [6] or a thickening of the Al in the standard SIS process [7], but reproducible electrical properties have not yet been shown for these junctions.

On the other hand, co-sputtering metal and silicon is another way to tune deposited thin-film properties [8]. Compared with other methods and materials, the electrical properties of these amorphous films are much easier to control: adjusting the relative sputtering rate determines the stoichiometry, and thus the resistivity, and the barrier thickness for a given stoichiometry determines the characteristic voltage [9]. The sputtering rates are controlled by the sputter gun power, which is reliably controlled with a commercial power supply.

Amorphous metal silicide barriers also have advantageous material properties. Their etching properties are similar to those of Nb, which is used for the superconducting electrodes. Also, because amorphous Nb_xSi_{1-x} is a disordered metal (on the metal side of the metal-insulator transition) the resistivity can be both large and uniform throughout the film. Amorphous Nb_xSi_{1-x} alloys with various compositions have been investigated by Hertel *et al.*[8] and Josephson junctions using them as barriers have been studied by Barrera and Beasley [9]. At Nb concentrations above 18%, Nb_xSi_{1-x} has a finite superconducting transition temperature T_c . At concentrations below ~18%, the resistivity becomes higher and the material passes through the metal-insulator transition at ~11% [8].

Previous work at NIST has investigated a number of metal silicide barriers and taken advantage of their etch-compatibility with Nb to produce stacked junction arrays for programmable and ac Josephson applications [10]–[13]. In particular, arrays of stacks with up to ten junctions per stack have been demonstrated with $MoSi_2$ -barriers [14]. In this paper, we report our research on co-sputtered Nb_xSi_{1-x} barriers to: 1) improve the profile uniformity of tall stacks by more closely matching the barrier etch rate with that of Nb and 2) improve the tuning of the junction electrical properties by controlling the stoichiometry, such that high-speed and low-speed junctions can be fabricated with the same technology.

II. EXPERIMENTS AND RESULTS

A. Amorphous NbSi Thin Films

Nb and Si were deposited in our multitarget sputtering system that was modified for co-sputtering by adding a second dc power supply, so that two guns could be powered simultaneously. The sputter guns are angled to face the substrate platen, which is rotated during deposition to improve the uniformity of the films. Films were deposited on oxidized 76-mm diameter Si wafer substrates. The substrate platen was cooled to near room temperature with flowing nitrogen gas. First, we determined the argon sputter-gas pressure (4 mtorr) that produced stable films having a slightly compressive stress and a minimum slope in the resistivity versus pressure relationship. Co-sputtered films were deposited with the Si sputtering power fixed at 500 W, while the Nb sputtering power was varied between 38 and 144 W. From the relative deposition rates, we calculate that the nominal Nb atomic content ranged from 9% to 27%. The deposition is computer-controlled, using independent shutters on each sputter gun and presputtering of the targets, so that co-sputtered films are readily fabricated and highly reproducible.

Manuscript received January 25, 2006 revised March 24, 2006.

The authors are with the National Institute of Standards and Technology (NIST), Boulder, CO 80305 USA (e-mail: paul.dresselhaus@nist.gov).

Digital Object Identifier 10.1109/TASC.2006.881816



Fig. 1. Electrical properties of Nb_xSi_{1-x} thin films. (a) Room temperature resistivity as a function of Nb sputtering power. (b) Temperature dependence of the resistivities for three different compositions. Inset of (b) shows the same experimental data in terms of conductivities to indicate that high-resistivity films extrapolate to zero conductivity. The data are extrapolated by a power law $\sigma(T) = \sigma_0 + \alpha T^N$ [8]. The symbols in (b) are consistent with the compositions with the same symbols in (a). The numbers around the symbols in (a) represent the measured T_c (if observed).

Fig. 1(a) shows the room temperature resistivity of amorphous Nb_xSi_{1-x} , as a function of the Nb sputtering power. We also measured resistivity versus temperature down to 4 K, as shown in Fig. 1(b) for various Nb concentrations. From the conductivity curves plotted in the inset, we infer that our accessible resistivity range includes the metal-insulator transition, previously shown to occur at $\sim 11.5\%$ Nb [8]. That is, the extrapolation of the two highest resistivity curves in Fig. 1(b) implies an insulating phase at 0 K. Superconducting transition temperatures (T_c) were also measured, as annotated in Fig. 1(a). Because even a moderate T_c can cause a steep temperature dependence of the junction critical current, it is optimal to keep T_c as low as possible [13]. We conclude that a power ratio between 38/500 and 72/500 for the Nb to Si gun is optimal for these investigations. A ratio higher than 72/500 results in too high a T_c , and power lower than 38 W does not yield reproducible films.



Fig. 2. Electrical characteristics of nonstacked, Nb_xSi_{1-x}-barrier Josephson-junction arrays with 1280 junctions per array: current-voltage curves with (dotted line) and without (solid line) a 12 GHz applied microwave bias. Each junction size is 4 μ m × 8 μ m. The size and flatness of the constant-voltage steps (see inset) is a qualitative measure of the array uniformity.

However, this narrow range in Nb concentration yields a large range in barrier resistivity (between 0.7 and 6 m Ω · cm).

Another important motivation for the use of amorphous $Nb_x Si_{1-x}$ alloy barrier is that the etch chemistry is similar to that of Nb. This is important for vertical and uniform etching for the fabrication of tall junction stacks. We determined that the etch rate for amorphous $Nb_x Si_{1-x}$ is only ~20% lower than the Nb etch rate. In contrast, the fastest reactive ion etching rate for MoSi₂, using a mixture of SF₆ and C₄F₈, was 1/10 that of Nb [14]. Because of this increased etch rate for Nb_xSi_{1-x}, we were optimistic that uniformity of stacked junctions would improve compared with those with MoSi₂ barriers.

B. Josephson Junctions

We fabricated Josephson-junction arrays and measured their electrical characteristics, while varying the Nb content and barrier thickness of the amorphous Nb_xSi_{1-x} barrier. Circuit design and fabrication processes are the same as our ac and programmable Josephson voltage standards using Nb superconducting electrodes and MoSi₂ barriers [10], [11], [15]. The junction size is 4 μ m × 8 μ m, and there are 1280 stacks per series array. The junction array is embedded in the inner conductor of a coplanar transmission line to which a continuous microwave signal is applied and terminated with a 50 Ω resistor. Two superconducting bias taps are used for low-speed four-point measurements of the array, and each tap contains multiple-coil filters to prevent microwave leakage [15].

In Fig. 2, we show I-V curves measured with and without 12 GHz microwave power at 4 K. The inset shows a large, flat constant-voltage step, indicating good critical current uniformity throughout the array. The barrier for these devices was deposited with 72/500 ratio of sputtering power and total barrier thickness of 35 nm. These voltage steps show similar size



Fig. 3. Junction critical current densities at 4 K versus barrier thickness for different (room temperature) barrier resistivities. Barrier thicknesses are nominal values calculated from (deposition rate) \times (deposition time). Barrier resistivities are also nominal in the sense that the measured values are from separate films with the same deposition conditions as the corresponding barriers for Josephson junctions except the deposition times (5 min).

and uniformity to the MoSi₂-barrier devices that are the current technology of choice at NIST.

The critical current density, J_c at 4 K is plotted for various barrier resistivities and thicknesses in Fig. 3. Assuming an exponential dependence of J_c on the barrier thickness d, we can use the data from Fig. 3 to estimate the normal metal characteristic length ξ_n in $J_c = J_{c0} \exp(-d/\xi_n)$ for different barrier resistivities [16], [17]. We obtained $\xi_n = 5.0$ and 1.4 nm for the films with room-temperature resistivities 0.73 and 6.6 m Ω · cm, respectively. As expected, the normal metal coherence length decreases as the resistivity increases. The 4 K resistivity of amorphous Nb_xSi_{1-x} tends to become very large (>100 m Ω ·cm) when the room temperature resistivity is larger than ~4 m Ω ·cm, although it should be noted that as yet we have not grown films with room temperature resistivity between 0.73 and 4 m Ω · cm. In order to further study the metal-insulator transition in this system, more films must be fabricated and studied in this range.

For the high-resistivity barriers, the resulting normal metal resistance R_n and characteristic voltage $V_c = I_c R_n$ (where I_c is the critical current) are large, which raises the characteristic frequency (2 eV_c/h) and the operating speed. For example, a 4 μ m \times 4 μ m single Josephson junction having a 12-nm-thick barrier with 6.6 m Ω ·cm room-temperature resistivity has $V_c \sim$ 150 μ V and a nonhysteretic *I*-V curve. When 74 GHz microwave bias is applied, the junction shows clear Shapiro steps, as shown in Fig. 4. Moreover, the temperature dependence of the critical current is weaker than that found for SNS junctions with other barrier materials and constant resistivity (see Fig. 5) [13]. This weak $I_c(T)$ dependence results from the steep decrease of barrier resistivity with increasing temperature compensating the exponential decrease of the coherence length. This high-resistivity regime could be useful for high-speed superconductive electronics applications, such as single-flux quantum logic, because the junctions are fast and there is no need for ex-



Fig. 4. Current-voltage curve of a single Josephson junction with a high-resistivity (6.6 m Ω · cm at room temperature) Nb_xSi_{1-x} barrier: (solid line) without microwave irradiation and (dotted line) with 74-GHz microwave irradiation. The design size of the junction is 4.5 μ m × 4.5 μ m.



Fig. 5. Temperature dependence of the critical current density (J_c) for two kinds of co-sputtered Nb_xSi_{1-x} barriers and other metal silicide barriers. Each data set was normalized to the value of J_c at 4 K. The cases of MoSi₂, TiSi₂ and Nb_xSi_{1-x} of 0.73 m Ω · cm are well explained by conventional dirty metal SNS Josephson-junction theory [12], [13], whereas that of Nb_xSi_{1-x} of 6.6 m Ω · cm has a weaker suppression of critical current density due to the steep decrease of its resistivity with increasing temperature.

ternal shunt resistors, which is one of the limiting factors for high-density integrated circuits. However, the extreme sensitivity of electrical parameters in this regime, namely, the resistivity to fabrication conditions requires tight thickness and stoichiometry control to ensure adequate uniformity. These highcharacteristic-voltage, high-speed junctions require proper theoretical investigation beyond the conventional dirty-metal proximity-junction theory [18], [19].

C. Stacked Junctions

A common challenge for tunable-barrier Josephson junctions is uniformity and reproducibility. In addition, for stacked



Fig. 6. Current-voltage curve at 4 K of double-stacked Josephson arrays (1280 stacks) for barriers made (a) before and (b) after improving the target heating problems [(b) is offset by 50 mV for clarity]. Each junction size is 4 μ m × 8 μ m. In (a), an undoped Si target was sputtered at a power of 500 W with the Nb sputtering power at 72 W. The two different junctions in each stack apparently have different thicknesses, as suggested by the second critical current. In (b), the modified deposition process used a p-doped Si target with a bonded Cu backing plate, 350 W (Si) and 48 W (Nb) sputtering powers, and precoding steps before barrier depositions. At high current, the branches appear slightly hysteretic, presumably due to heating.

junctions, the barrier must be the same for each barrier that is consecutively grown in a multijunction stack. The co-sputtered amorphous Nb_xSi_{1-x} barriers have good uniformity for singlebarrier, nonstacked arrays, as shown by the I-V curves of Fig. 2. Fabrication is straightforward, with no special materials considerations for the barrier. The resistivity and deposition rates are reproducible from run-to-run and practically linear with Nb sputter power, as shown in Fig. 1(a) for the resistivity.

While the single barrier run-to-run reproducibility is good, the deposition of multiple barriers proved inconsistent, leading to nonuniform stacks with different current densities and I_cR_n products for different barriers within the stack. For example, while fabricating double-junction Nb_xSi_{1-x}-barrier stacks similar to previously fabricated MoSi₂-barrier stacks [10], [11], measurements showed that the two barriers produced critical currents that differed by ~15%, as shown in Fig. 6(a). This same fraction of I_c difference was maintained on junctions with a wide range of dimensions, implying that a sloped, nonvertical etch was not the culprit, as that would give a percentage of I_c difference proportional to the circumference; the problem was that the barriers were not identical.

To investigate each barrier deposition step independently, we separately deposited only the bottom or top barriers on a substrate by keeping the substrate shutter closed during all other deposition steps. Measurements of resistivity and thickness on these test films indicated that the Si deposition rate was higher during deposition of the second barrier. From extensive experiments on the time dependence of the sputter rates of both sputter guns, the problem was found to be heating of the Si sputter gun, which resulted in an increase in the sputtering rate and consequently top, second-barrier junctions with lower J_c , and thus lower I_c .

In order to reduce this gun-heating effect, we made a number of improvements. First, we chose a conducting p-doped Si target with a Cu backing plate for better cooling of the target. We also reduced the respective sputtering power for both materials to 350 W for Si and 48 W for Nb and added precooling delays before each barrier deposition step. The resulting devices with this improved process yield more uniform double-stacked arrays. Specifically, we reduced the difference in critical currents from bottom to top junction to $\sim 3\%$, as shown in Fig. 6(b). This difference is comparable to our best results in MoSi₂-barrier devices.

III. CONCLUSION

We have fabricated co-sputtered amorphous Nb_xSi_{1-x} alloybarrier Josephson junctions for superconductive integrated circuits. The film resistivities are reliably controlled by controlling the deposition sputter rates using the sputter gun power. The compatibility of this barrier with dry etching and the similar etch-rate with Nb are especially promising for tall SNS stacked-junction arrays for high-density Josephson voltage standards. Reliable tuning of the barrier resistivity for compositions near the metal-insulator transition may be advantageous as intrinsically shunted junctions for high-speed superconducting circuit applications. We also showed that Josephson voltage standard circuits with amorphous $Nb_x Si_{1-x}$ -barrier junctions have good uniformity and that the constant-voltage steps of arrays under microwave bias have useful current margins. Fabrication of stacked junctions revealed that the reproducibility of consecutively stacked barriers can be degraded by gun heating. Nevertheless, we were able to improve the reproducibility by making minor modifications to the co-sputtering deposition process.

ACKNOWLEDGMENT

The authors would like to thank A. Lita and S. W. Nam for T_c measurements, C. J. Burroughs and N. Hadacek for instrumentation and measurement assistance, and Y. Chong for fabrication assistance. They also thank Prof. M. Beasley for helpful discussions regarding the barrier material.

REFERENCES

- S. P. Benz, C. A. Hamilton, C. J. Burroughs, T. E. Harvey, and L. A. Christian, "Stable 1-volt programmable voltage standard," *Appl. Phys. Lett.*, vol. 71, pp. 1866–1868, Sep. 1997.
- [2] R. Pöppel, D. Hagedorn, T. Weimann, F.-I. Buchholz, and J. Niemeyer, "Superconductor-normal metal-superconductor process development for the fabrication of small Josephson junctions in ramp-type configuration," *Supercond. Sci. Technol.*, vol. 13, pp. 148–153, Feb. 2000.
- [3] H. Yamamori, M. Itoh, H. Sasaki, A. Shoji, S. P. Benz, and P. D. Dresselhaus, "All-NbN digital-to-analog converters for a programmable voltage standard," *Supercond. Sci. Technol.*, vol. 14, pp. 1048–1051, Nov. 2001.
- [4] S. P. Benz, C. J. Burroughs, and P. D. Dresselhaus, "AC coupling technique for Josephson waveform synthesis," *IEEE Trans. Appl. Supercond.*, vol. 11, no. 1, pp. 612–616, Jun. 2001.
- [5] H. Schulze, F. Müller, R. Behr, J. Kohlmann, J. Niemeyer, and D. Balashov, "SINIS Josephson junctions for programmable voltage standard circuits," *IEEE Trans. Appl. Superconduct.*, vol. 9, pp. 4241–4244, Jun. 1999.

- [6] A. B. Kaul, S. R. Whiteley, and T. Van Duzer, "Internally shunted sputtered NbN Josephson junctions with a TaN_x barrier for nonlatching logic applications," *Appl. Phys. Lett.*, vol. 78, no. 1, pp. 99–101, Jan. 2001.
- [7] V. Lacquaniti, C. Cagliero, S. Maggi, and R. Steni, "Overdamped Nb/Al-AlO_x/Nb Josephson junctions," *Appl. Phys. Lett.*, vol. 86, pp. 042501-1–042501-3, Jan. 2005.
- [8] G. Hertel, D. J. Bishop, E. G. Spencer, J. M. Rowell, and R. C. Dynes, "Tunneling and transport measurements at the metal-insulator transition of amorphous Nb:Si," *Phys. Rev. Lett.*, vol. 50, pp. 743–746, Mar. 1983.
- [9] A. S. Barrera and M. R. Beaseley, "High-resistance SNS sandwichtype Josephson junctions," *IEEE Trans. Magn.*, vol. MAG-23, no. 2, pp. 866–868, Mar. 1987.
- [10] Y. Chong, C. J. Burroughs, P. D. Dresselhaus, N. Hadacek, H. Yamamori, and S. P. Benz, "Practical high-resolution programmable Josephson voltage standards using double- and triple-stacked MoSi₂-barrier junctions," *IEEE Trans. Appl. Supercond.*, vol. 15, pp. 461–464, Jun. 2004.
- [11] P. D. Dresselhaus, Y. Chong, and S. P. Benz, "Stacked Nb-MoSi₂-Nb Josephson junctions for AC voltage standards," *IEEE Trans. Appl. Supercond.*, vol. 15, pp. 449–452, Jun. 2004.
- [12] Y. Chong, P. D. Dresselhaus, and S. P. Benz, "Electrical properties of Nb-MoSi₂-Nb Josephson junctions," *Appl. Phys. Lett.*, vol. 86, pp. 232505-1–232505-3, Jun. 2005.
- [13] Y. Chong, N. Hadacek, P. D. Dresselhaus, C. J. Burroughs, B. Baek, and S. P. Benz, "Josephson junctions with nearly superconducting metal silicide barriers," *Appl. Phys. Lett.*, vol. 87, pp. 222511-1–222511-3, Dec. 2005.
- [14] N. Hadacek, P. D. Dresselhaus, Y. Chong, S. P. Benz, and J. E. Bonevich, "Fabrication and measurement of tall stacked arrays of SNS Josephson junctions," *IEEE Trans. Appl. Supercond.*, vol. 15, no. 2, pp. 110–113, Jun. 2004.
- [15] M. Watanabe, P. D. Dresselhaus, and S. P. Benz, "Resonance-free lowpass filters for the ac Josephson voltage standard," *IEEE Trans. Appl. Supercond.*, vol. 16, pp. 49–53, Mar. 2006.
- [16] P. G. de Gennes, "Boundary effects in superconductors," *Rev. Mod. Phys.*, vol. 36, pp. 225–237, Jan. 1964.
- [17] K. A. Delin and A. W. Kleinsasser, "Stationary properties of highcritical-temperature proximity effect Josephson junctions," *Supercond. Sci. Technol.*, vol. 9, pp. 227–269, Apr. 1996.
- [18] J. K. Freericks, B. K. Nikolic', and P. Miller, "Superconductor-correlated metal-superconductor Josephson junctions: An optimized class for high speed digital electronics," *IEEE Trans. Appl. Supercond.*, vol. 13, no. 2, pp. 1089–1092, Jun. 2003.
- [19] L. Yu, N. Newman, J. M. Rowell, and T. Van Duzer, "Incorporation of a frequency-dependent dielectric response for the barrier material in the Josephson junction circuit model," *IEEE Trans. Appl. Supercond.*, vol. 15, no. 3, pp. 3886–3900, Sep. 2005.



Burm Baek was born in Seoul, Korea, on February 15, 1975. He received the B.S., M.S., and Ph.D. degrees in physics from Seoul National University, Seoul, Koea, in 1997, 1999, and 2004, respectively. For his thesis, he worked on HTS scanning SQUID microscopes including HTS SQUID fabrication, low-temperature and vacuum instrumentation, analog or digital electronics and software development, and inverse calculation research.

He was a Visiting Researcher at LG Electronics Institute of Technology for one year. He became a

Guest Researcher at the National Institute of Standards and Technology (NIST), Boulder, CO, in April 2005, and has worked on SNS-junction barriers.

Dr. Baek is a member of the Korean Superconductivity Society, the Korean Physical Society, and the American Physical Society.



Paul D. Dresselhaus was born in Arlington, MA, on January 5, 1963. He majored in both physics and electrical engineering at the Massachusetts Institute of Technology (MIT), Cambridge, in 1985, and received the Ph.D. in applied physics from Yale University, New Haven, CT, in 1991.

In 1999, he joined the Quantum Voltage Project at the National Institute of Standards and Technology (NIST), Boulder, CO, where he has developed novel superconducting circuits and broadband bias electronics for precision voltage waveform synthesis

and programmable voltage standard systems. For three years at Northrop Grumman, he designed and tested numerous gigahertz speed superconductive circuits, including code generators and analog-to-digital converters. He also upgraded the simulation and layout capabilities at Northrop Grumman to be among the world's best. His previous work as a Postdoctoral Assistant at SUNY Stony Brook focused on the nanolithographic fabrication and study of Nb-AlOx-Nb junctions for single electron and SFQ applications, single electron transistors and arrays in Al-AlO_x tunnel junctions, and the properties of ultra-small Josephson junctions.



Samuel P. Benz (SM'00) was born in Dubuque, IA, on December 4, 1962. He majored in both physics and math at Luther College, Decorah, IA, where he graduated *summa cum laude* with a B.A. degree in 1985. He was awarded an R. J. McElroy Fellowship (1985–1988) and received the M.A. and Ph.D. degrees in physics from Harvard University, Cambridge, MA, in 1987 and 1990, respectively.

In 1990, he began working at the National Institute of Standards and Technology (NIST), Boulder, CO, as a NIST/NRC Postdoctoral Fellow and joined the

permanent staff in January 1992. He has been Project Leader of the Quantum Voltage Project at NIST since October 1999. He has worked on a broad range of topics within the field of superconducting electronics, including Josephson-junction array oscillators, single-flux quantum logic, ac and dc Josephson voltage standards, and Josephson waveform synthesis. He has 105 publications and three patents in the field of superconducting electronics.

Dr. Benz is a member of Phi Beta Kappa and Sigma Pi Sigma. He received a U.S. Department of Commerce Gold Medal for Distinguished Achievement.