# Characteristics and Utilization of a New Class of Low On-Resistance MOS-Gated Power Device

Jih-Sheng Lai, Senior Member, IEEE, Byeong-Mun Song, Member, IEEE, Rui Zhou, Member, IEEE, Allen Hefner, Jr., Senior Member, IEEE, David W. Berning, and Chih-Chieh Shen

Abstract-A new class of MOS-gated power semiconductor devices Cool MOS (Cool MOS is a trademark of Infineon Technologies, Germany) has recently been introduced with a supreme conducting characteristic that overcomes the high on-state resistance limitations of high-voltage power MOSFETs. From the application point of view, a very frequently asked question immediately arises: Does this device behave like a MOSFET or an insulated gate bipolar transistor (IGBT)? The goal of this paper is to compare and contrast the major similarities and differences between this device and the traditional MOSFET and IGBT. In this paper, the new device is fully characterized for its: 1) conduction characteristics; 2) switching voltage, current, and energy characteristics; 3) gate drive resistance effects; 4) output capacitance; and 5) reverse-bias safe operating areas. Experimental results indicate that the conduction characteristics of the new device are similar to the MOSFET but with much smaller on-resistance for the same chip and package size. The switching characteristics of the Cool MOS are also similar to the MOSFET in that they have fast switching speeds and do not have a current tail at turn-off. However, the effect of the gate drive resistance on the turn-off voltage rate of rise (dv/dt) is more like an IGBT. In other words, a very large gate drive resistance is required to have a significant change on dv/dt, resulting in a large turn-off delay. Overall, the device was found to behave more like a power MOSFET than like an IGBT.

Index Terms—Cool MOS, high-voltage MOSFET, power MOSFET.

## I. INTRODUCTION

**I** N HIGH-FREQUENCY power conversions, the switching loss can be reduced or eliminated through soft-switching techniques [1], but the device voltage drop imposes an inherent loss that is not reducible through circuit design. The Cool MOS [2]–[4], currently considered a breakthrough device, was mainly developed to reduce the turn-on voltage drop or the on resis-

Paper IPCSD 01–021, presented at the 1999 Industry Applications Society Annual Meeting, Phoenix, AZ, October 3–7, and approved for publication in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS by the Power Electronics Devices and Components Committee of the IEEE Industry Applications Society. Manuscript submitted for review October 15, 1999 and released for publication July 2, 2001. This work made use of ERC Shared Facilities supported by the National Science Foundation under Award EEC-9731677.

J.-S. Lai is with Virginia Polytechnic Institute and State University, Blacksburg, VA 24061-0111 USA (e-mail: laijs@vt.edu).

B.-M. Song is with General Atomics, San Diego, CA 92186-9784 USA (e-mail: songb@gat.com).

R. Zhou is with General Electric Corporate Research and Development, Schenectady, NY 12309 USA (e-mail: zhouru@crd.ge.com).

A. Hefner, Jr. and D. Berning are with the National Institute of Standards and Technology, Gaithersburg, MD 20899 USA (e-mail: hefner@jetson.eeel.nist.gov; david.berning@nist.gov).

C.-C. Shen is with Conexant Systems Inc., Newport Beach, CA 92660 USA (e-mail: bruce.shen@conexant.com).

Publisher Item Identifier S 0093-9994(01)08303-7.

tance for high-voltage applications. The basic principle applied to achieve the breakdown voltage is not through low doping concentration and thick epitaxial layer as it is for the power MOSFET, but through the insertion of vertical "p-strips" in the drift zone. The voltage blocking capability is thus established in both vertical and horizontal directions with a three-dimensional (3-D) structure [2]. This technique allows for a reduction in layer thickness while maintaining voltage blocking and an increase in doping concentration to reduce the on resistance.

Although this new 3-D MOSFET device maintains high blocking voltage with low on resistance, the question arises as to whether the added p-strip will alter the original characteristics of the traditional MOSFET. A series of tests are thus conducted to verify some important features.

- Conduction Characteristics—With the added p-strip, the main question is whether or not a junction voltage drop is created at zero current or not. Other concerns exist regarding the on resistance versus gate voltages and temperature. A positive temperature coefficient is desirable if parallel operation is needed.
- 2) Switching-Voltage, Current, and Energy Waveforms—The expectation for a MOS-gated device is that it should have a fast switching speed without a current tail, so that it can replace the insulated gate bipolar transistors (IGBTs) for high-voltage applications. The main concern is whether the special structure in this new device affects the switching behavior and whether any differences from the characteristics of traditional MOSFETs and IGBTs affect circuit utilization.
- 3) Gate Drive Resistance Effects—Gate drive resistance effects are related to the gate capacitance characteristics. Traditional MOSFET and IGBT devices exhibit different characteristics in turn-off voltage rate-of-rise modulation by the gate drive resistance, or "active snubbing" [5]. Because the p-strip cell apparently redefines the gate input characteristics of this new device, the active snubbing possibility is questionable.
- 4) Output Capacitance—The output capacitance of a MOS device is typically a function of the output voltage. It was found that the variation of the output capacitance versus voltage is very large and is nonlinear in a Cool MOS. For the sample 600-V device, the output capacitance decreases by two orders of magnitude when the drain-source voltage increases from 0 to 300 V. This wide range of capacitance variation can have significant impact on switching loss at light-load or no-load condition.
- 5) *Reverse-Biased Safe Operating Areas (RBSOAs)*—The RBSOA test is to investigate high-voltage avalanche



Fig. 1. Evolution of IGBT and Cool MOS from D-MOS.

breakdown which is expected to be improved in the Cool MOS because it incorporates the "spacer" techniques used in the SIPMOS [2]. This feature is verified with the unique nondestructive unclamped RBSOA test system [6].

#### II. STRUCTURE OF MOS-GATED DEVICES

To understand how the Cool MOS emerges as a new class of power devices, it is essential to differentiate its internal structure from other MOS devices. Fig. 1 illustrates how the Cool MOS is evolved from a conventional diffused MOSFET (D-MOS). In a conventional D-MOS, shown in Fig. 1(a), the breakdown voltage is obtained by reducing the doping concentration and increasing the thickness of the  $n^-$  epitaxial layer. This approach drastically increases the on resistance for high-voltage blocking requirements.

Fig. 1(b) shows the structure of an IGBT which deviates from D-MOS by replacing the  $n^+$  substrate with a  $p^+$  substrate to obtain high-voltage blocking capability while maintaining low on resistance. This approach, however, introduces an inherent junction voltage drop during conduction.

The structure formed in a Cool MOS can be considered as an extension of the  $p^+$  body in a D-MOS to a vertical p-strip in the epitaxial layer, shown in Fig. 1(c). With this p-strip, the high-voltage blocking capability can be obtained in both vertical and horizontal directions, while the junction voltage-drop can be avoided. Unlike the IGBT that has a p-n-p transistor dominating the device characteristic, the Cool MOS preserves much of original features of a conventional MOSFET.

## **III. CONDUCTION CHARACTERISTICS**

The device under test is a 600-V 20-A-rated Cool MOS with  $0.26 \text{ cm}^2$  chip area. The conduction characteristics were scanned at different gate voltages and different device temperatures using a Curve Tracer. As expected, the on resistance of the Cool MOS is significantly lower than that of the same



Fig. 2. Conduction characteristics at different gate drive voltages.



Fig. 3. Test setup for switching characteristics.

chip-size traditional MOSFET. Unlike the IGBT, this high voltage device does not have a junction voltage drop near the zero current condition.

Fig. 2 shows the measured conduction characteristics with different gate-source voltages,  $V_{GS}$ , at 25 °C. The horizontal axis variable  $V_{DS}$  represents the voltage across the drain and source, and the vertical axis variable  $I_D$  represents the drain current. The applied  $V_{GS}$  starts from 8 V with a 2-V increment. There is a clear transition between operating regions for  $V_{GS}$  between 8–10 V. When  $V_{GS}$  exceeds 10 V, the device basically exhibits a linear resistive behavior within the 20-A device current range. For the current beyond the 20-A range under noncontinuously conducting condition, the voltage–current characteristics will be discussed in Section VII.

Using the slope of the conduction characteristics, the on-resistance is found to be 172 m $\Omega$  at  $V_{GS} = 15$  V. The temperature effect on the on resistance was measured with more frequent pulses to increase the case temperature. The measured resistance was about 258 m $\Omega$  at 75 °C case temperature. This positive temperature coefficient will allow the paralleling of devices in steady state.

## IV. SWITCHING CHARACTERISTICS

The turn-on and turn-off are the major concerns in the operation of a switching device. In high-power inverter applications, however, the body diode can hinder the use of MOSFETs because of its slow recovery characteristic. Thus, the switching characteristic evaluation includes three tests: 1) diode reverse recovery; 2) turn-on; and 3) turn-off. Fig. 3 shows the test setup for these three tests.



Fig. 4. Voltage and current waveforms of the device in the freewheeling path.

TABLE I COMPARISON OF BODY DIODE CHARACTERISTICS

Device	$R_G$	t <sub>rr</sub>	-I <sub>D-rr</sub> /	Err
	(Ω)	(ns)	I <sub>Load</sub>	(µJ)
			(pu)	
Cool MOS	47	500	2.6	310
	100	600	2.15	520
IRFP360	47	320	2.7	500
	100	400	2.1	1000
IRFP460	47	400	2.7	500
	100	450	2.15	980

## A. Reverse Recovery Characteristic of Body Diode

In the test circuit shown in Fig. 3, SI is the device under test (DUT), and DI is an ultrafast-recovery diode for freewheeling. When testing the reverse-recovery characteristic of the body diode, DI is replaced with a Cool MOS with gate source shorted and becomes the DUT. Fig. 4 shows the measured body diode current  $i_D$  and the voltage across drain and source  $V_{DS}$ . The reverse-recovery characteristic is somewhat affected by the switching speed of the lower device SI. With  $R_G = 100 \Omega$  for SI, the reverse-recovery time  $t_{\rm rr}$  is 410 ns, the reverse-recovery current  $I_{D-\rm rr}$  is 520  $\mu$ J, and the peak reverse-recovery current  $I_{D-\rm rr}$  is 2.15 times the load current  $I_{\rm Load}$ . For lower  $R_G$  values,  $t_{\rm rr}$  and  $E_{\rm rr}$  are reduced, but the  $-I_{D-\rm rr}/I_{\rm Load}$  ratio is increased. The body diode exhibits "abrupt" recovery characteristic because the high impedance period  $t_b$  is found to be 85 ns and is much smaller than  $t_{\rm rr}$ .

Under the same load condition and test setup, the measurement was conducted for two other similar current-rated but lower voltage-rated conventional MOSFETs, IRFP360 and IRFP460. Table I compares the measurement results of the reverse-recovery characteristic. Cool MOS shows slightly longer  $t_{\rm rr}$ , same  $I_{D-\rm rr}$ , but much less  $E_{\rm rr}$ , as compared to those of conventional MOSFETs.



Fig. 5. Turn-on characteristic at 300 V, 20 A.

## B. Turn-on Characteristic

The diode peak reverse current can be considered as the peak turn-on current of the low-side device SI. Using an external ultrafast-recovery diode as the freewheeling diode, the peak turn-on current of SI is much reduced. Fig. 5 shows the measured turn-on voltage and current at a 300-V 20-A condition. Similar to a conventional MOS turn-on device, the Cool MOS turn-on process can be explained as follows.

- $t_0$  Gate drive input logic signal sends turn-on command. The gate drive output voltage starts charging the gatesource capacitance.
- $t_1$  Gate-source voltage exceeds the threshold voltage, current  $i_S$  starts rising, and  $i_D$  starts reducing
- $t_2$  Current  $i_S$  exceeds the load current,  $i_D = 0$ . Circuit enters into diode reverse-recovering period, and the gate drive voltage starts charging the Miller capacitance, i.e., the capacitance between gate and drain  $C_{ad}$ .
- $t_3$  Diode is reverse blocking, current  $i_S$  reaches the peak because it is the sum of  $I_{\text{Load}}$  and  $I_{D-\text{rr}}$ .
- $t_4$  Current equals the load current, voltage drops to zero.

From the  $R_G = 100 \Omega$  measurement results shown in Fig. 5, several key turn-on parameters can be obtained. These parameters include the following:

- 1) the turn-on delay time  $t_{d-\text{on}}$ , measured from  $t_0$  to  $t_1$ , is about 0.26  $\mu$ s;
- the turn-on rise time t<sub>r</sub>, measured from t<sub>1</sub> to t<sub>2</sub>, is about 0.15 μs;
- 3) the reverse-recovery time  $t_{rr}$ , measured from  $t_2$  to  $t_4$ , is about 70 ns;
- 4) the turn-on energy  $E_{\rm on}$ , obtained using the oscilloscopes integration function, is about 0.65 mJ.

It should be noted that the complete turn-on process actually extends beyond point  $t_4$  to where the gate source capacitance is fully charged to the gate drive supply voltage.

## C. Turn-Off Characteristic

Fig. 6 shows the turn-off characteristics of the DUT. This figure indicates that this high-voltage device does not exhibit



Fig. 6. Experimental Cool MOS turn-off waveforms (voltage, current, and switching energies) at 300-V bus.

the turn-off current tail characteristic of IGBTs. The turn-off process can be explained as follows.

- $t_5$  Gate drive input logic signal sends turn-off command, and the gate drive output voltage decreases. The gatesource capacitance starts discharging.
- $t_6$  Gate voltage drops below the threshold voltage, drain voltage starts rising. Current does not fall until  $v_{DS}$  exceeds the dc-bus clamp voltage.
- $t_7$  Current starts falling, but the source inductance slows down the drain current rate of fall and causes a gate-source voltage ringing.
- $t_8$  Current falls to zero and the gate-source voltage continues discharging.

From the  $R_G = 47 \Omega$  measurement results shown in Fig. 6, several key turn-off parameters can be obtained. These include the following:

- 1) the turn-off delay time  $t_{d-off}$ , measured from  $t_5$  to  $t_6$ , is about 0.42  $\mu$ s;
- 2) the turn-off fall time  $t_f$ , measured from  $t_7$  to  $t_8$  is about 70 ns;
- 3) the turn-off energy  $E_{\text{off}}$ , obtained using the oscilloscopes integration function, is about 0.5 mJ.

It should be noted that  $t_{d-\text{off}}$  is a function of the gate resistance. As  $R_G$  becomes larger,  $t_{d-\text{off}}$  becomes longer.

#### V. GATE DRIVE RESISTANCE EFFECTS

It is well known that for the IGBT and power MOSFET, the gate drive resistance  $R_G$  affects the turn-on delay and current rise time as well as the turn-off delay and voltage rise time. With the p-strip structure, the major change in the new device is that the gate-drain feedback capacitance is much smaller at high drain voltages than it is for the traditional MOSFET. This occurs because the gate-drain capacitance is determined by the space-charge-region capacitance at high voltages and the space-charge-region capacitance is reduced by the p-strips. Because the gate-drain capacitance is the series combination of the gate oxide capacitance and the drain-source space-charge-region capacitance [2], the feedback capacitance is even more nonlinear than for the traditional power MOSFET and IGBT devices. This



Fig. 7. Turn-on and turn-off delay due to gate resistance. (a) Turn-on delay and current rise effects. (b) Turn-off delay and voltage rise effects.

nonlinear feedback capacitance causes a ringing at the gatesource voltage during turn-off as can be seen in Fig. 6 where the gate voltage tends to oscillate from  $t_7$  and up. Even with a tight circuit layout and a high  $R_G$  value (47  $\Omega$ ), the ringing cannot be completely damped.

The nonlinear input characteristics lead to questions regarding the gate drive resistance effect on both turn-on and turn-off, especially the active snubbing for the turn-off dv/dtmodulation. Fig. 7(a) shows the turn-on delay and current rise-time variations due to the change of  $R_G$ , where  $R_G$  is varied from 18 to 200  $\Omega$ . Similar to the traditional MOSFET and IGBT, the turn-on delay and current rise time are increased with the  $R_G$  value. Higher  $R_G$  values tend to slow down the turn-on speed and reduce the peak current caused by the diode reverse recovery. However, it also increases the turn-on losses.

Fig. 7(b) shows the turn-off delay and voltage rise-time variations due to the change of  $R_G$  which is varied from 18 to 200  $\Omega$ . It is interesting to see that the turn-off delay is significantly affected by the  $R_G$  value, but that the voltage rate of rise is not affected unless  $R_G$  is very large. Varying  $R_G$  at 18, 47, 100, and 200  $\Omega$ , the turn-off delay time was found to be 180  $\Omega$ , 400  $\Omega$ , 720  $\Omega$ , and 1450 ns, respectively. However, the turn-off dv/dtremains constant, even with this wide variation in turn-off delay time. This characteristic is quite different from traditional MOS-FETs but similar to IGBTs. The test results indicate that active snubbing is not possible with limited variation of  $R_G$ . It was suggested in [5] that adding a gate-to-drain feedback capacitor with a series feedback resistor would allow dv/dt modulation

 TABLE II

 SWITCHING LOSS AND DELAY AS A FUNCTION OF GATE RESISTANCE

Device	Rg	Eon	T <sub>d-on</sub>	$E_{off}$	$T_{d-off}$
:	(Ω)	(mJ)	(ns)	(mJ)	(ns)
Cool	18	0.375	100	0.48	180
MOS	47	0.5	120	0.5	400
20 A	100	0.65	230	0.6	720
	200	1.2	510	0.7	1,450
IRFP	18	0.4	65	0.4	230
360P	47	0.56	120	0.7	560
20A	100	0.85	240	1.45	1,100
	200	1.5	460	2.2	2,200
IRFP	18	0.45	60	0.45	270
460P	47	0.64	120	0.94	550
20A	100	1.01	230	1.6	1,200
	200	1.5	400	2.4	2,500

for IGBTs. For the new Cool MOS device, this active snubbing requirement is similar to that of the IGBT.

Table II compares the measurement results of switching loss and switching energy for Cool MOS, IRFP360, and IRFP460. Overall, the switching losses among these three devices are at a similar level, and are a function of gate resistance. In practical applications, an  $R_G$  larger than 100  $\Omega$  may not be used in highfrequency switching. They are tested mainly just to show the effects of  $R_G$  variation.

It should be noted that the turn-off energy of Cool MOS only varies slightly with a wide range of gate resistance, while the other two conventional MOSFETs show a significant turn-off energy variation with respect to the gate resistance variation.

## VI. OUTPUT CAPACITANCE

In a conventional MOSFET, the output capacitance varies with the drain-source voltage, and the range of variation is approximately one order of magnitude. In a Cool MOS, however, the output capacitance exhibits a wide variation with respect to the drain-source voltage. For the sample 600-V device, the output capacitance decreases from 7000 to 60 pF, two orders of magnitude reduction, when the drain-source voltage increases from 0 to 300 V. This high initial capacitance along with wide range variation can have a significant impact on switching loss in different applications.

Consider a half-bridge circuit with an inductive load L and a blocking capacitor  $C_b$ , as shown in Fig. 8. The devices were mounted on a small heat sink with forced-air cooling. A 250-ns dead time is provided to avoid shoot through. When the upper switch SI is on, the load current  $I_L$  increases linearly, but the increasing rate is inversely proportional to the load inductance, L. When SI is turned off, its output capacitance  $C_{o1}$  needs to be charged to the dc-bus voltage, and  $C_{o2}$  needs to be discharged from full voltage to zero. The energy that charges  $C_{o1}$  and discharges  $C_{o2}$  comes from  $I_L$ .



Fig. 8. Test circuit with varying load inductance.



Fig. 9. Switching loss due to the effect of load current and output capacitance.

If  $I_L$  is zero or very small, then these capacitances will be charged and discharged by turn-on of the opposite switch, rather than by the inductor current. In this case, the switching loss will be high. If  $I_L$  is sufficiently high to charge  $C_{o1}$  to the dc-bus voltage, and to discharge  $C_{o2}$  to zero, then the load current will be diverted to the body diode of S2, and S2 can then be turned on at zero voltage, resulting in the minimum switching loss condition.

With a high initial output capacitance, the Cool MOS requires a higher current  $I_L$  to naturally turn off the switch as compared to the conventional MOSFETs. The test condition is to have a fixed dc-bus voltage,  $V_{\rm dc} = 300$  V, and a switching frequency of 200 kHz. The load inductance values used for these tests start from open circuit, and then are reduced from 404 to 70  $\mu$ H so that the load current increases from 0 to 2.68 A at the lowest inductance. The input dc power was obtained by  $P_{\rm dc} = V_{\rm dc}I_{\rm dc}$ . This power contains both the device switching loss and resistive losses, i.e.,  $P_{\rm dc} = P_{\rm sw} + P_L$  where  $P_{\rm sw}$  is the switching loss, and  $P_L$  includes all resistive losses in the load inductor and switch on resistance.

Fig. 9 shows the experimental results. When the load circuit is open,  $L = \infty$  and  $I_L = 0$ , the total loss  $P_{\rm dc}$  containing only the switching loss  $P_{\rm sw}$  is measured at 20 and 5 W, respectively, for the sampled Cool MOS (SPP20N60S5) and the conventional MOSFET (IRF840). The IRF840 is compared because it has a similar die size. With Cool MOS, the case temperature increases to 50 °C without the inductor connected. After the inductor is connected, the load current  $I_L$  is established, and the switching loss  $P_{\rm sw}$  is reduced. At 1.6 A,  $P_{\rm sw}$  drops to a minimum, and the loss contains only  $P_L$ .  $P_{\rm dc}$  then becomes proportional to  $I_L^2$ .



Fig. 10. Clamped and unclamped RBSOA test results at 25 °C.

It can be seen from Fig. 9 that for the IRF840,  $I_L$  at 0.5 A is sufficient to reduce  $P_{sw}$  to zero, and for the SPP20N60S5,  $I_L$  needs to be increased to 1.6 A to eliminate  $P_{sw}$ .

#### VII. SAFE OPERATING AREAS

In most hard-switching applications, the device needs to turn off high currents under inductive load conditions. If the voltage is clamped, most MOS-gated devices, including the IGBT, can withstand high turn-off currents with clamp voltages near the device-rated voltage. However, for the unclamped inductive switching (UIS) condition, the voltage spike can easily cause avalanche failure, and differences exist between device types. For example, power MOSFETs can withstand UIS conditions with the only restriction being in the amount of energy and, thus, avalanche time the device can withstand before failure. Power MOSFETs are typically rated for their UIS Energy capability. However, typical IGBTs do not have UIS Energy capability and fail a short time after the device begins to avalanche.

The clamped and unclamped switching failure for the new Cool MOS device type must be investigated. In this study, the clamped and unclamped inductive switching failure is studied using an automated nondestructive RBSOA tester developed by National Institute of Standards and Technology (NIST) [6]. The tester detects the failure event and removes the current from the device within 30 ns, thus preventing the device from being destroyed. This enables the same device to be tested for multiple failure conditions and prevents damage to the test circuit as a result of the device failures.

Fig. 10 shows both the clamped and unclamped RBSOA test results for a 20-A/600-V-rated Cool MOS device. For the clamped condition, the device can safely turn-off for currents up to 60 A and clamp voltage up to 700 V. The test conditions are limited to 60 A because the device current saturates at 60 A due to an internal JFET effect for gate voltage above 14 V. Thus, the Cool MOS has a *square* RBSOA, that is, it can switch safely for the full current and voltage range of the devices.

For the unclamped inductive switching case, the device safely sustains the avalanche condition with a breakdown voltage of 765 V (127% of the rated voltage) for currents up to 15 A (75% of the rated current). Above this current level, the device fails and is destroyed for the unclamped inductive condition. Al-

though this represents a substantial avalanche energy capability, it falls far short of today's energy-rated power MOSFET.

For unclamped inductive switching, the full inductor energy is transferred to the device, resulting in rapid heating of the silicon chip voltage-blocking region. In our RBSOA test condition, the energy for a 15-A current and the 400- $\mu$ H inductor is  $E = 0.5 \times L \times I^2 = 0.045$  J. Assuming that the chip area heating is uniform, the temperature rise during the RBSOA test can be calculated as  $E/(C \cdot A \cdot W) = 23$  °C, where the chip area A is 0.25 cm<sup>2</sup>, the voltage blocking junction depth (punch-through thickness) W is 50  $\mu$ m, and the silicon heat capacity is C = 0.002 J/°C. However, the intrinsic temperature where the device fails for a drift region dopant density of 2 ×  $10^{14}$  cm<sup>-3</sup> is 225 °C. This temperature difference indicates that the Cool MOS energy withstand capability is far below its intrinsic capability.

The reduced avalanche energy capability is possibly caused by nonuniform heating of the silicon chip voltage-blocking region due to internal parasitic bipolar current constriction mechanisms. Today, high-energy-rated power MOSFETs have eliminated this bipolar current constriction mechanism and can withstand avalanche energies that uniformly heat the voltage-blocking region to the intrinsic temperature before failure. However, early generations of power MOSFETs had substantially reduced avalanche capabilities. Presently available IGBTs also have limited avalanche energy capability, but it has been shown that better designs have improved avalanche energy capability to near the uniform heating limit [7]. At the present time, it is not clear whether the avalanche energy of the Cool MOS can also be increased, or whether there is a fundamental current constriction mechanism that cannot be eliminated, just like the case with bipolar power transistors.

#### VIII. DISCUSSIONS AND CONCLUSIONS

A new class of low-on-resistance MOS-gated power devices has been characterized for both conduction and switching conditions. Its gate input characteristics and safe operating areas are also investigated for utilization concerns.

Experimental results indicate that the device conduction characteristics are similar to those of the power MOSFET but with a much lower on-resistance. Furthermore, unlike the IGBT, this new device does not exhibit junction voltage drop. For highpower applications where paralleling is needed, the Cool MOS is found to be suitable because it has a positive temperature coefficient.

The switching characteristics of the new device are also similar to the MOSFET with fast switching speed and no tail current. However, for active snubbing using the gate drive resistance, the new device behaves like an IGBT, that is, its dv/dtis nearly constant for a wide range of gate drive resistance. The turn-off delay is proportional to the value of the gate drive resistance. However, the slope of the turn-off voltage rise varies only slightly when the gate drive resistance is increased to a very large value.

The Cool MOS exhibits excellent clamped RBSOA. Test results indicates that the device can sustain 300% of its rated current at a voltage 17% higher than its rated voltage, indicating that the device has a square RBSOA and very high pulse current switching capability.

For unclamped inductive switching, the sample device sustained an avalanche voltage 27% higher than its rated voltage at about 75% of its rated current. With a simple calculation of energy in unclamped RBSOA test, it was found that the Cool MOS energy withstand capability is far below its intrinsic capability. Such a low energy capability is possibly caused by nonuniform heating of the silicon chip in the voltage-blocking region where an internal parasitic bipolar current constriction mechanisms exists. It remains to be seen whether the avalanche energy of the Cool MOS can be improved with better design or manufacturing just like the case with IGBTs, or whether there is a fundamental current constriction mechanism that cannot be eliminated just like the case with bipolar power transistors.

Overall, the device was found to behave more like a power MOSFET than an IGBT. The major similarity to the IGBT was in the active snubbing circuit utilization, where an external capacitance is required to reduce turn-off dv/dt in addition to the gate resistance.

#### ACKNOWLEDGMENT

The authors would like to acknowledge the Cool MOS manufacturer, Infineon Technologies (formally Siemens Semiconductors), and their distributors for providing Cool MOS samples. Technical information provided by M. Glogolja, also from Infineon Technologies, is greatly appreciated. Finally, the authors would like to thank J. Fishbein of JF Services for his encouragement and for getting the first batch of samples to us.

#### REFERENCES

- J. S. Lai, "Fundamentals of a new family of auxiliary resonant snubber inverters," in *Proc. IEEE IECON'97*, Nov. 1997, pp. 645–650.
- [2] L. Lorenz, M. Maerz, and G. Doboy, "Improved MOSFET," PCIM Mag., pp. 14–23, Sept. 1998.
- [3] L. Lorenz, M. Marz, and G. Deboy, "An important milestone toward a new power MOSFET generation," in *Proc. PCIM Power Conversion*, May 1998, pp. 151–160.
- [4] Siemens Preliminary Data Sheet, Siemens, Munich, Germany, SPPX1N60S5/SPBX1N60S5, Jan. 1999.
- [5] A. R. Hefner, Jr., "An investigation of the drive circuit requirements for the power insulated gate bipolar transistor (IGBT)," *IEEE Trans. Power Electron.*, vol. 6, pp. 208–219, Apr. 1991.
- [6] C. C. Shen, A. R. Hefner, Jr., and D. W. Berning, "Failure dynamics of the IGBT during turn-off for unclamped inductive loading conditions," in *Conf. Rec. IEEE-IAS Annu. Meeting*, St. Louis, MO, Oct. 1998, pp. 831–839.
- [7] C. C. Shen, "A comprehensive study of IGBT turn-off failure for unclamped inductive loading conditions," Ph.D. dissertation, Dept. Elect. Comput. Eng., Univ. Maryland, College Park, May 1999.



**Jih-Sheng** (Jason) Lai (S'84–M'87–SM'93) received the M. S. and Ph.D. degrees in electrical engineering from the University of Tennessee, Knoxville, in 1985 and 1989, respectively.

From 1980 to 1983, he was the Head of the Electrical Engineering Department, Ming-Chi Institute of Technology, Taipei, Taiwan, R.O.C., where he initiated a power electronics program and received a grant from his college and a fellowship from the National Science Council to study abroad. In 1986, he became a staff member at the University of Tennessee, where

he taught control systems and energy conversion courses. In 1989, he joined the Electric Power Research Institute (EPRI) Power Electronics Applications Center (PEAC), where he managed EPRI-sponsored power electronics research projects. In 1993, he joined the Oak Ridge National Laboratory as the Power Electronics Lead Scientist, where he initiated a high-power electronics program and developed several novel high-power converters, including multilevel converters and auxiliary resonant-snubber-based soft-switching inverters. Since August 1996, he has been with the Virginia Polytechnic Institute and State University, Blacksburg, as an Associate Professor. His main research areas are highpower electronics converter topologies, motor drives, and utility power electronics interface and application issues. He has authored more than 105 published technical papers and two books. He is the holder of eight U.S. patents in the area of high-power electronics and their applications.

Dr. Lai is the Chair of the IEEE Power Electronics Society Standards Committee. He chaired a Technical Committee for the 2001 DOE Future Energy Challenge and IEEE COMPEL-2000 Workshop. His work has brought him several distinctive awards, including a Technical Achievement Award at Lockheed Martin Award Night, two IEEE Industry Applications Society Conference Paper Awards from the Industrial Power Converter Committee, one IEEE IECON Best Paper Award, and an Advanced Technology Award from Inventors Clubs of America. He is also a member of Phi Kappa Phi and Eta Kappa Nu.



**Byeong-Mun Song** (M'90) received the B.S. and M.S. degrees in electrical engineering from Chungnam National University, Taejon, Korea, in 1986 and 1988 respectively. He is currently working toward the Ph.D. degree at Virginia Polytechnic Institute and State University, Blacksburg.

From 1988 to 1994, he was a Senior Research Engineer with the Power Electronics Division, Korea Electrotechnology Research Institute (KERI), Changwon, Korea. In 1991, he was a Visiting Research Engineer at T.U. Braunschweig, Germany,

where he worked on developing the magnetic levitation (Maglev) system. Since August 2000, he has been with General Atomics, San Diego, CA, as a Staff Engineer. He is working on advanced Maglev projects and leads for power electronics systems. His research interests are soft-switching inverters, motor drives, multilevel converters, and active power filters. With respect to these areas, he has authored more than 15 published technical papers.

Mr. Song received an IPEC-2000 Paper Award in 2000, one award from the Korea Ministry of Science and Technology in 1993, and one award from KERI in 1992.



**Rui Zhou** (S'96–M'01) was born in JiangXi, China, in 1971. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Tsinghua University, Beijing, China, in 1993, 1995, and 1998, respectively.

From 1998 to 1999, he studied at the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg. Since 1999, he has been an Electrical R&D Engineer with General Electric Corporate Research and Development, Schenectady NY. His fields of interest are power elec-

tronics, motor drives, nonlinear control, and emerging network computing technologies.

Dr. Zhou is a member of the IEEE Industry Applications Society.



Allen R. Hefner, Jr. (S'84–M'84–SM'93) was born in Washington, DC, in 1959. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Maryland, College Park, in 1983, 1985, and 1987, respectively.

In 1983, he joined the Semiconductor Electronics Division of the National Institute of Standards and Technology (NIST), Gaithersburg, MD. He is presently the Group Leader for the NIST Semiconductor Electronics Division's Device Technology Group and the Project Leader for the Metrology

for Simulation and Computer Aided Design Project. He has also served as a member of the NIST Research Advisory Committee (1997–1999). His research interests include characterization, modeling, and circuit utilization of power semiconductor devices.

Dr. Hefner is the author of 50 publications in IEEE TRANSACTIONS and conference proceedings and is the recipient of an IEEE Industry Applications Society Prize Paper Award. He has presented 25 invited seminars and was an Instructor for the IEEE Power Electronic Specialist Conference tutorial course (1991 and 1993) and for the IEEE Industry Applications Society Annual Meeting tutorial course (1994). He has served as a Program Committee Member for the IEEE Power Electronics Specialist Conference (1991-1999) and the IEEE International Electron Devices Meeting (2001), and as the TRANSACTIONS Review Chairman for the IEEE Industry Applications Society Power Electronics Devices and Components Committee (1989-1997). He has also served as the IEEE Electron Device Society Standards Technical Committee Chairman (1996-2001) and is a Member of the IEEE Electron Devices Society Power Devices and Integrated Circuits Technical Committee. In 1993, he received a U.S. Department of Commerce Silver Medal Award for his pioneering work in modeling advanced power semiconductor devices for electro-thermal circuit simulation. He is also the recipient of the 1996 NIST Applied Research Award for development and transfer of the IGBT model to circuit simulator software vendors.



**David W. Berning** was born in Cincinnati, OH, in 1951. He received the B.S. degree in physics from the University of Maryland, College Park, in 1973.

In 1974, he joined the National Bureau of Standards (now the National Institute of Standards and Technology), Gaithersburg, MD. Much of his career has focused on semiconductor device reliability, first using laser-scanning techniques to probe active devices, and later using electrical methods to explore safe operating area for power devices. He is currently involved in developing techniques for characterizing

high-voltage high-speed SiC power diodes and MOSFETs. He is the holder of three U.S. patents in the area of audio amplifier design.



Chih-Chieh (Bruce) Shen received the B.S. degree in physics from Tamkang University, Taipei, Taiwan, R.O.C., the M.S. degree in physics from the University of Oregon, Eugene, and the M.S. degree in electrical engineering and the Ph.D. degree from the Electronic Materials Program, University of Maryland, College Park.

His research concentrated on IGBT, deep-submicron MOSFET, and EEPROM device physics. He was affiliated with the Semiconductor Electronics Division, National Institute of Standards of Tech-

nology (NIST) where his Ph.D. dissertation led him to area of power electronic devices. He also developed a novel flash EEPROM cell with improved reliability for which he has applied for a U.S. patent. He is currently with the Si/RF Technology Department, Conexant Systems Inc., Newport Beach, CA.

Dr. Shen was the recipient of the C. Raymond Knight Award for excellence in reliability studies.