## THAM 4-1

# Binary vs Decade Inductive Voltage Divider Comparison and Error Decomposition 

S. Avramov ${ }^{1}$, G. N. Stenbakken, A. D. Koffman, N. M. Oldham, and R. W. Gammon ${ }^{2}$<br>National Institute of Standards and Technology ${ }^{3}$<br>Gaithersburg, MD 20899-0001

Abstract: An automatic Inductive Voltage Divider (IVD) characterization method that can measure linearity by comparing IVDs with different structures is suggested. Structural models are employed to decompose an error vector into components that represent each divider. Initial tests at 400 Hz show that it is possible to separate errors due to binary and decade structures with a $2 \sigma$ uncertainty of 0.05 parts per million (ppm).

## Introduction

The intention of this paper is to introduce an automatic calibration procedure that will calibrate both the "Standard" and the "Test" IVD at the same time. This approach is possible when the devices that are compared have different internal structures and the error pattern reflects these structures. This permits a unique model to be used for each divider. Using an automatic IVD bridge [1], measurements can be made at hundreds of ratios, so statistical methods can be applied in determining the measurement uncertainty. The term "error vector" will be used to represent the measured difference between the outputs of a binary IVD (BIVD) and a decade IVD (DIVD) for a set of test ratios.

An IVD is an autotransformer whose setting defines the ratio that relates the output voltage to the input voltage. To obtain a variety of ratios, a number of transformers are cascaded using relays. In the case of the BIVD, $p$ transformers of ratio $1 / 2$ are connected in a binary sequence to give $2^{p}$ different ratios. The DIVD consists of $q$ cascaded transformers, each having 10 uniformly spaced taps that are connected in a decade sequence to give $10^{9}$ ratios.

When an IVD is loaded, the ratio between its output and input signals differs from the turns ratio, and its errors depend on the impedance of the load. For each transformer in the cascaded structure, a less significant transformer is a load (analogous to a least significant bit in a ladder network digital-to-analog converter). To obtain different ratios, appropriate combinations of transformers are used. This means that the error pattern for the full ratio range of the IVD depends on the impedance of the transformers in use. The largest differential errors will occur at ratio steps where the most significant transformers in the cascade are switched. These transitions occur at different ratios in the binary and the decade structures giving different error patterns. This difference in error pattern makes it possible to separate the error contributions from each device.

[^0]
## Linear Error Model

To decompose the error vector into decade and binary components, a linear error model is employed [2]. In matrix form this model is given by:

$$
y=A x
$$

where $\boldsymbol{y}$ is an $\boldsymbol{m} \times 1$ vector that contains the measured errors, $\mathbf{A}$ is an $m \times n$ model matrix, and $x$ is an $n \times I$ parameter coefficient vector. The rows of model matrix A correspond to the different ratios measured, i.e., the test points. Typically, $m$ is considerably larger than $n$, producing an overdetermined system, which reduces the influence of the random measurement noise, and provides redundancy for detecting model errors.

The model matrix $\mathbf{A}$ is divided into three sections:

$$
\mathbf{A}=[b|d| s]
$$

The first two sections are the binary $b\left(m \times n_{b}\right)$ and the decade $d(m \times$ $n_{d}$ ) models. The third section $s\left(m \times n_{s}\right)$ is the system model, which consists of vectors that represent the behavior of the measurement system, i.e., offset and gain. This partition separates the parameter coefficients into three groups, with each coefficient representing the error contribution associated with the model vectors.

To estimate the parameter coefficients $\overline{\boldsymbol{x}}$, the following leastsquares equation is used:

$$
\overline{\boldsymbol{x}}=\left(\mathbf{A}^{\mathrm{T}} \mathbf{A}\right)^{-1} \mathbf{A}^{\mathrm{T}} \boldsymbol{y}
$$

The estimated values of $\bar{x}$ are used to compare the predicted to the measured errors. The residual error $r$ is given by:

$$
r=y-\mathbf{A} \overline{\boldsymbol{x}}
$$

The residual is used to evaluate the model and to estimate the uncertainty of the predicted errors.

Once the parameter coefficients are estimated, it is possible to calculate predictions for the binary, decade, and system errors: $p e_{b}$, $p e_{d}$, and $p e_{p}$, respectively, by setting the appropriate sections of the model matrix $\mathbf{A}$ to $\mathbf{0}$ :

$$
\begin{aligned}
& p e_{b}=[b|0| 0] x, \\
& p e_{d}=[0|d| 0] \bar{x}, \\
& p e_{s}=[0|0| s] \bar{x} .
\end{aligned}
$$

Smaller residuals indicate better predictions of $p e_{b}, p \boldsymbol{e}_{d}$, and $p \boldsymbol{e}_{s}$. For this reason it is very important to develop a model that will extract as much structure as possible from the measured data.

## Binary Representation

The BIVD used for this analysis consists of 30 transformers connected in such a way that it is possible to obtain $2^{30}$ different ratios in the range between 0 and 1 .

The basic structure of a 3-bit BIVD is given in Fig. 1. The output voltage is determined by the switch positions, which are shown for all eight possible ratios in Table 1. Corresponding model vectors based on this structure are called independent binary switch functions and are used to model the error pattern of the BIVD.

Using this vector representation, it is also possible to extract the error associated with the interaction of two switches. This kind of error is called a "multi-bit" error. The exclusive-or of two independent switch functions gives the multi-bit function that is used to describe the interaction of the two independent switches. The number of these functions increases exponentially with the number of bits included in the analysis. Only the multi-bit errors that are significant have been included in the model.

| Switch | NOMINAL RATIOS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| with model vectors | 0 | 0.125 | 0.25 | 0.375 | 0.5 | 0.625 | 0.75 | 0.875 |
| $\begin{aligned} & S_{1} \\ & V_{5} \end{aligned}$ | down | down | down | down | up | up | up | up |
| $\begin{aligned} & S_{2} \\ & V_{2} \end{aligned}$ | down | down | up | up | down $\square$ | down | ${ }^{\text {up }}$ | up |
| $\begin{aligned} & S_{3} \\ & V_{3} \end{aligned}$ | down | up | down $\square$ $\square$ | up $\square$ | down $\square$ | up $\square$ | down $\square$ | up |

Table 1. Switch positions with associated model vectors $\left(V_{1}\right.$, $V_{2}$, and $V_{3}$ ) for all possible ratios for 3-bit BIVD. (The ratio is $\mathrm{V}_{\text {out }}$ over $\mathrm{V}_{\mathrm{IN}}$.)


Fig. 1. A 3-bit BIVD structure. $\mathrm{S}_{1}, \mathrm{~S}_{2}$, and $\mathrm{S}_{3}$ are double- pole (labeled with dashed line), two-position (up, down) switches for the first, second, and third bit, respectively. N is the number of turns. $\mathrm{V}_{\mathbb{T}}$ is the input voltage. $\mathrm{V}_{\text {out }}$ is the output voltage.

## Decade Representation

The DIVD used in this analysis consists of seven transformers with 10 uniformly spaced taps, which can be arranged to form $10^{7}$ ratios in decade steps. Decade switch functions are used to model the error structure of the DIVD.

The structure of a two-decade DIVD is given in Fig. 2. Each decade is controlled with a switch. The switches in each decade are ganged so that one and only one switch is closed. Fig. 3 shows the decade switch functions that result from this switch structure.

The proposed decade model consists of switch functions that represent the digits independently. Multi- decade interactions are approximated by an analytic function described later.


Fig. 2. Two-decade DIVD structure. $\mathrm{S}_{\mathrm{a} 0}, \mathrm{~S}_{\mathrm{a} 1}, \ldots, \mathrm{~S}_{\mathrm{a}}$ are ganged, double-pole (labeled with dashed line), twoposition (open, closed) switches for dials $0,1, \ldots, 9$ on the first decade. $\mathrm{S}_{\mathrm{b} 0}, \mathrm{~S}_{\mathrm{b} 1}, \ldots, \mathrm{~S}_{\mathrm{b} 9}$ are singlepole two-position switches used for dials on the second decade. $\mathrm{S}_{\mathrm{b} 10}$ and $\mathrm{S}_{\mathrm{a}}$ are used to obtain a nominal ratio equal to 1 .


Fig. 3. Model vectors for a two-decade DIVD obtained from switch positions shown on Fig. 2. When a switch is closed the vector has a low value.

## Error Decomposition Method Applied to the BIVD vs DIVD Comparison

During a comparison, both dividers are set to selected ratios. The full test set would have $2^{30}$ test points; however, a set of only several hundred random test points was used to uniformly cover the full range of ratios between 0 and 1 . Because of the structure of two dividers, they cannot be set at exactly the same ratio. The DIVD has a resolution of $10^{-7}$, and the BIVD has a resolution of approximately $10^{-9}$, so the difference in set ratios can be as large as $0.5 \times 10^{-9}$. This error is not significant because the statistically estimated normalized noise level is $0.005 \mathrm{ppm}\left(5 \times 10^{-9}\right)$.

The model used in the error decomposition method has binary, decade, and system components. Each of these structures is represented with vectors that span the appropriate vector space. Separately, each basis is orthonormal. But the combined basis, called the model basis, is not orthogonal and may contain linearly dependent vectors. Several techniques, including selection of test ratios, were used to eliminate all linear dependence between the vectors.

In addition to selecting test ratios that give good separation of the model components, another technique was employed to increase the separation between the binary and decade components. Extra test points for the binary transitions of the three most significant bits were added to the test set. Those transitions occur at the ratios $0.125,0.25$, $0.375,0.5,0.625,0.75$, and 0.875 . Two measurements were made for each transition, leaving the setting on the DIVD on the nominal value while the BIVD was switched from the nominal setting to the setting that is one least significant bit less than nominal. In generating model matrix A for these test points, the two subsequent rows have the same decade elements, but almost totally different binary elements, making a clear distinction between the binary and decade components of the error.

In generating the binary model, independent binary switch functions were used to represent the binary structure, and a multiswitch function that represents the interaction between the first and second bit was added. Decade switch functions were used to represent the decade structure where vectors that represent the 0 digit were omitted in order to satisfy the linear independence requirement. The errors associated with digits 0 through 9 of each decade are linearly dependent upon either the gain of the divider or the vectors of the next most significant decade. Since the gain is considered a system component, these redundancies were eliminated by removing the digit 0 vectors from each decade. Most of the measurements show that the errors of the DIVD are small for the ratios that include digit 0 in the first decade. A constant value vector was added to represent a system offset. A third-degree polynomial curve (S shape) is derived as an error pattern for the influence of the interwinding impedances in the first decade of the DIVD [3], and a vector was added to represent this behavior. Also, a study of the influence of the load impedance when transformers are cascaded [4] showed that the capacitive coupling is predominant. Three vectors were added to model this effect. The vector that represents the output resistance of the DIVD is added to the model to cover the influence of the residual current when the balance is not perfect.

## Results

The decomposition scheme proposed allows the separation of the measurement (Fig. 4) into binary (Fig. 5), decade (Fig. 6), and residual (Fig. 7) error predictions. Using the extra vectors mentioned above, it was possible to reduce the rms value of the residuals to 0.017 ppm for a 400 Hz comparison. The rms value of the residuals and noise level combined give a total $2 \sigma$ uncertainty less than 0.05 . The model consisted of 99 vectors for 680 measured ratios.

The completeness of the model is defined as the degree to which a model can describe the measured response of any system for which the model is intended. A model that is complete should produce randomly distributed residuals with an rms value equal to the measurement noise.

The rms of the residuals obtained in the above example is very good with reference to the desired calibration accuracy. Since the rms value is roughly three times the noise level and the residuals show a structure, a more complete model is possible.

More sophisticated analysis of the interactions within the binary and the decade structure is necessary to obtain new multi-bit or multidecade vector representations. Care must be exercised to assure that the errors are properly assigned to either the binary or decade device.


Fig. 4. Measured difference between BIVD and DIVD.


Fig. 5. Binary error predictions.


Fig. 6. Decade error predictions.


Fig. 7. Residuals.

## References.

[1] S. Avramov, N. M. Oldham, D. G. Jarrett, and B. C. Waltrip, "Automatic Inductive Voltage Divider Bridge for Operation from 10 Hz to 100 kHz ," IEEE Trans. on I\&M, Vol 42, No 2, pp. 131-135, April 1993.
[2] G. N. Stenbakken and T. M. Souders, "Linear Error Modeling of Analog and Mixed-Signal Devices," Proc. 1991 International Test Conference, IEEE Computer Society Press, Sept. 1991.
[3] T. L. Zapf, C. H. Chinburg, and H. K. Wolf, "Inductive Voltage dividers with calculable relative corrections," IEEE Trans. on I\&M, Vol 12, pp. 80-85, Sept. 1993.
[4] K. Grohmann, "Error Determination of Inductive Voltage Dividers with Nondecade Ratio Settings," IEEE Trans. on I\&M, Vol 29, No 4, pp. 496-501, Dec. 1980.


[^0]:    ${ }^{1}$ Guest scientist at NIST from University of Maryland, College Park, MD 20742.
    ${ }^{2}$ University of Maryland, College Park, MD 20742.
    ${ }^{3}$ Electricity Division, Electronics and Electrical Engineering Laboratory, Technology Administration,U.S. Department of Commerce. Official contribution of the National Institute of Standards and Technology; not subject to copyright in the U.S.

